

List of Figures

1.1	FPAA Conceptual block diagram	4
1.2	Analog synthesise process using FPAA	6
1.3	Design cycle	8
2.1	Generalized OTA based FPAA structure with interconnection	20
2.2	(a)Computational analog block (CAB) for an FPAA based on floating-gate devices ..	21
	(b) Overall block diagram for a large-scale FPAA	21
2.3	Simplified schematic diagram of the CMOS programmable OTA	22
2.4	Structure of FPAA	23
3.1	Main analog design flow	26
4.1	Symbol of OTA and its low-frequency linear model	34
4.2	Structure of CAB	41
4.3	Schematic diagram of the CMOS programmable OTA	42
4.4	Cross-coupled architecture of OTA	44
4.5	Transconductance vs. frequency	45
4.6	Transconductance vs. Vid (half)	45
4.7	Cross-coupled with source degeneration	47
4.8	Effect of source degeneration on THD	48
4.9	MOS transconductor	50
4.10	Connection of transconductor for routing	51
4.11	Schematic of four-transistor transconductor	53
4.12	Programmable resistor array	54

4.13	Programmable capacitor array	54
4.14	Programmable capacitor array (CMOS)	55
5.1	Local interconnection scheme	59
5.2	Global interconnection scheme	59
5.3	Conceptual crossbar network	61
5.4	Cross-bar interconnection scheme	61
5.5	Conceptual Fat-tree interconnect	62
5.6	Fat-tree interconnection scheme	62
5.7	Structure of FPAA	63
5.8	Structure of CAB	63
5.9	New architecture of CABs and routing network in the proposed FPAA	65
5.10	Structure of one cluster	65
7.1	Schematic used for calculating Lambda (a) for PMOS; (b) for NMOS	75
7.2	Simplified schematic diagram of the CMOS programmable OTA	77
7.3	Cross-coupled Architecture	77
7.4	Transconductance vs. frequency of designed OTA	80
7.5	Transconductance vs. Vid (half) of designed OTA	81
7.6	Schematic diagram of 4-MOS floating voltage source	87
7.7	Schematic diagram of CMOS FVS (2um tech.)	89
7.8	Voltage shifts of CMOS FVS (for Fig.7.7)	90
7.9	Schematic diagram of improved CMOS FVS (in 0.35um tech)	91
7.10	Floating voltage vs. control voltage (V_c) (for Fig. 7.9)	93
7.11	Simulation results of MATLAB optimized floating voltage source	97

7.12	Schematic of FVS (with ideal current source)	98
7.13	CADENCE analog circuit optimizer's waveform window for FVS	100
7.14	Simulation results of CADENCE optimized FVS	100
7.15	Schematic diagram of programmable current source	102
7.16	Cross-coupled OTA with FVS and PCS	104
7.17	Transconductance vs. frequency (optimized OTA (Fig.7.16))	105
7.18	Transconductance vs. Vid (half) (optimized OTA (Fig.7.16))	105
7.19	(a) Programmable current mirror	107
7.19	(b) Programmable current mirror (CMOS)	107
7.20	Common mode feedback circuit	109
7.21	Magnitude and phase plot of CMFB circuit	110
7.22	Programmable capacitor array	111
7.23	Complete circuit diagram of the programmable OTA	112
7.24	Simulated transconductance of programmable OTA Vs frequency	113
7.25	Simulated transconductance of programmable OTA Vs Vid (half)	113
7.26	Active implementation of a resistor using "gm" module with one terminal connected to the ground	116
7.27	a) Transformation of the input voltage source to an input current and	117
	b) The OTA-C implementation	117
8.1	a) Structure of one cluster	119
8.1	(b) New architecture of CABs and routing network in the proposed FPAA ...	120
9.1	Sallen and Key circuit	123
9.2	Active implementation of a resistor using "gm" module with one terminal grounded	126

9.3	a) Transformation of the input voltage source to an input current and	
	b) The OTA-C implementation	127
9.4	General structure of a gyrator represented as a two-port	128
9.5	The inversion of a floating impedance with two gyrators	130
9.6	The OTA-C implementation of a grounded inductance	130
9.7	The OTA-C implementation of a floating inductance	130
9.8	Prototype of 6 th order Butterworth band-pass filter	131
9.9	Realization of register, floating inductor and ground inductor	132
9.10	Gm-C realization of 6 th order Butterworth band-pass filter	132
9.11	Implementation of 6 th order Butterworth band-pass filter	133
9.12	Prototype of 12 th order Butterworth band-pass filter	134
9.13	Gm-C realization of 12 th order Butterworth band-pass filter	134
9.14	Implementation of 12 th order Butterworth band pass-filter in FPAA	135
10.1	Basic idea of multiplier	137
10.2	Example topologies to implement analog multiplier structures	138
10.3	Voltage signals injection methods	140
10.4	Common multiplier Structures	142
10.5	Multiplier structure I	144
10.6	(a) DC transfer characteristics I_{out} versus y for structure I	145
10.6	(b) DC transfer characteristics I_{out} versus x for structure I	146
10.7	(a) Linearity Error versus y for structure I	146
10.7	(b) Linearity Error versus x for structure I	146
10.8	(a) THD of signal y with $x = 0.2$ V for structure I	147

10.8	(b) THD of output signal with $y = 0.2V$ for structure I	147
10.9	Total current consumed by the circuit for structure I	148
10.10	Equivalent input noise simulation result for structure I	149
10.11	Multiplication of two sinusoidal waves using multiplier structure I	150
10.12	Multiplier structure II	151
10.13	(a) The DC transfer characteristics (V_{01} - V_{02}) versus x for multiplier structure II	152
10.13	(b) The DC transfer characteristics (V_{01} - V_{02}) versus y for multiplier structure II	153
10.14	(a) Linearity error versus y for multiplier structure II	153
10.14	(b) Linearity Error versus x for multiplier structure II	154
10.15	(a) THD of output signal with $x = 0.2 V$ for multiplier structure II	154
10.15	(b) THD of output signal with $y = 0.2 V$ for multiplier structure II	154
10.16	Total current consumed by the circuit of multiplier structure II	155
10.17	Equivalent input noise for multiplier structure II	156
10.18	Multiplication of two sinusoidal signals by multiplier structure II	157
10.19	Proposed OTA multiplier structure	157
10.20	(a) DC characteristics: I_{out} versus Y (proposed multiplier)	158
10.20	(b) DC characteristics: I_{out} versus X (proposed multiplier)	158
10.21	(a) Linearity Error versus X (proposed multiplier)	159
10.21	(b) Linearity Error versus Y (proposed multiplier)	159
10.22	(a) THD of signal x (proposed multiplier)	160
10.22	(b) THD of signal y (proposed multiplier)	160
10.23	Equivalent input noise (proposed multiplier)	161

10.24	Multiplication of two sinusoidal signals (proposed multiplier)	162
A.1	Circuit for THD of pure sine wave	178
A.2	(a) Analog simulator option setup	181
A.2	(b) Analog simulator option setup	181
A.2	(c) Analog simulator option setup	182
A.2	(d) Analog simulator options setup	182
A.2	(e) Analog simulator options setup	182
A.4	(a) Transient analysis setup option setup	183
A.4	(b) Transient simulator option setup	184
A.4	(c) Transient simulator option setup	184
A.4	(d) Transient simulator options setup	185