REFERENCES


J. Deng and H. S. Philip Wong, “A Compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application – part i: model of


M. C. Parris, “Layout area efficient, high speed, dynamic multi-input exclusive or (XOR) and exclusive NOR (XNOR) logic gate circuit designs for integrated circuit devices”, patent no:US7298171 B2, (2007).


N. Ahmad and R. Hasan, “A 0.8V 0.23nW 1.5nS Full Swing Pass Transistor XOR gate in 130nm CMOS,” Active and Passive Electronic Components, (2013).


N. Z. Haron and S. Hamdioui, "Why is CMOS scaling coming to an END?", 3rd International Design and Test Workshop, Tunisia,( 2008)


W. J. Ming, F. Sung-Chuan, and F. Wu-Shiung: “New efficient designs for XOR and


