Design & Implementation of efficient Artificial Neural Network architecture for embedded application

BIBLIOGRAPHY

2. “Reduction of the error in the hardware neural network” Dr. Dhafer r. Zaghar, Computer and programming Engineering Department ,College of Engineering ALMustanserya University / Baghdad/ Iraq.


4. Advanced Applications of Neural Networks and Artificial Intelligence, KoushalKumar ,GourSundarMitraThakur,I.J. Information Technology and Computer Science, 2012, 6, 57-68 Published Online June 2012 in MECS.


9. Motion planning of an autonomous mobile robot using artificial neural network, G. N. TripathiMody Institute of Technology and Science, Lakshamangarh, Sikar, Rajasthan
Mody Institute of Technology and Science, Lakshamangarh, Sikar, Rajasthan and V.Rihani E&EC Department, PEC University of Technology, Chandigarh, India

10. Embedded Low Power Controller for Autonomous Landing of Small UAVs using Neural Network Ahmad Din, Basilio Bona, Joel Morrissette, Politecnico di Torino, Turin, Italy COMSATS Institute of Information Technology, Islamabad, Pakistan Politecnico di Torino, Turin, Italy COMSATS Institute of Information Technology, Islamabad, Pakistan Moazzam Hussain, Massimo Violante, Fawad Naseem, 2012 10th International Conference on Frontiers of Information Technology


14. VLSI IMPLEMENTATION OF NEURAL NETWORK, SHILPA R. KSHIRSAGAR1, PROF. ARCHANA O. VYAS, M.E. 2nd year Electronics & Telecommunication, G.H. Raisoni college of engineering & Management, SantGadge Baba Amravati University, Department of Electronics & Telecommunication, Faculty of engineering, G.H. Raisoni college of engineering & Management, SantGadge Baba Amravati University. INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY Research Article ISSN: 2319-507X Shilpa Kshirsagar, IJPRET, 2013; Volume 1(8): 149-154

15. IMPLEMENTATION OF ARTIFICIAL NEURAL NETWORK ON FPGA Dr. Reza Raeisi1, Indiana State University, Indiana, Armin Kabir, Indiana State University,
Indian, American Society for Engineering Education March 31-Place & Route 1, 2006 – Indiana University Purdue University Fort Wayne (IPFW) 2006 Illinois-Indiana and North Central Joint Section Conference.


17. Developing a VLSI architecture simulation for neural network based image compression, Premkumar, pg scholar of avr&svrcet, nandyal, A.P. R.C. Kaladharasarma, asst. professor of avr&svrcet, nandyal, A.P., Journal of information, knowledge and research in electronics and communication, ISSN: 0975 – 6779 NOV 12 TO OCT 13 VOLUME – 02, ISSUE – 02


39. Rumelhart, D E, Hinton, G E & Williams, R J "Learning internal representations by error propagation" I Rumelhart D E & McCleland J L (eds) Parallel Distributed


Design & Implementation of efficient Artificial Neural Network architecture for embedded application