

LIST OF TABLES

TABLE NO.	TITLE	PAGE NO.
1.1	Comparisons of Conventional computing schemes	3
3.1	Input parameters for experimentation	57
3.2	Performance parameters for small scaled FPGAs (8x8 slfa)	58
3.3	Performance parameters for small scaled FPGAs(8x8 llfa)	59
3.4	Performance parameters for small scaled FPGAs (16x16 slfa)	60
3.5	Performance parameters for small scaled FPGAs (16x16llfa)	61
3.6	Performance parameters for small scaled FPGAs (32x32slfa)	63
3.7	Performance parameters for small scaled FPGAs (32x32llfa)	63
3.8	Performance parameters for large scaled FPGAs (64x64 slfa)	65
3.9	Performance parameters for large scaled FPGAs (100x100 mlfa)	66
3.10	Improvement in algorithm execution time of proposed placement algorithm	70
4.1	Input parameters considered for experimentation – wirelength/area	89

TABLE NO.	TITLE	PAGE NO.
4.2	Input parameters considered for experimentation-wirelength and area	90
4.3	Simulation results of wirelength minimization of hardware tasks placement on FPGAs	90
4.4	Performance improvement of cuckoo search optimization algorithm for wirelength minimization	93
4.5	Simulation results of area minimization of hardware tasks placement on FPGAs	94
4.6	Performance improvement of cuckoo search optimization algorithm for area minimization	96
4.7	Simulation results of wirelength and area minimization of hardware tasks placement on FPGAs	98
4.8	Performance improvement of cuckoo search optimization algorithm for wire length and area minimization	99
5.1	Circuit description of Regular 16-bit SQRD Carry Select Adder	110
5.2	Circuit description of Modified 16-bit Square root Carry Select Adder	112
5.3	Circuit description of Modified 16-bit Square root Carry Select Adder with AOI Logic	114
5.4	Pseudo code of Multiplexer based AOI Logic Gates	120

TABLE NO.	TITLE	PAGE NO.
5.5	Performance comparison of existing and proposed adders	122
5.6	Percentage improvement of proposed adders with respect to others	124
5.7	Performance comparison of MAC units using proposed adder	126