

## TABLE OF CONTENTS

CHAPTER NO.	TITLE	PAGE NO.
	<b>ABSTRACT</b>	<b>iii</b>
	<b>LIST OF TABLES</b>	<b>xv</b>
	<b>LIST OF FIGURES</b>	<b>xviii</b>
	<b>LIST OF SYMBOLS AND ABBREVIATIONS</b>	<b>xxiv</b>
<b>1</b>	<b>INTRODUCTION</b>	<b>1</b>
1.1	CONVENTIONAL COMPUTING SYSTEMS	1
1.1.1	General Purpose Processor based computing systems	2
1.1.2	Application Specific Integrated Circuits based computing systems	2
1.2	RECONFIGURABLE COMPUTING SYSTEMS	4
1.3	RECONFIGURABLE FPGAS	6
1.3.1	Basic FPGA Architecture	6
1.3.2	Homogeneous FPGAs	9
1.3.3	Heterogeneous FPGAs	9
1.3.4	FPGA area model	10
1.4	RECONFIGURATION METHODOLOGIES	12
1.4.1	Static Reconfiguration	12
1.4.2	Dynamic Reconfiguration	13

<b>CHAPTER NO.</b>	<b>TITLE</b>	<b>PAGE NO.</b>
1.5	SOFTWARE SUPPORT FOR FPGA BASED DESIGN	14
1.5.1	CAD Flow of FPGA based design	15
1.5.2	Importance of Placement process in design flow	17
1.6	REAL AND NON REAL TIME HARDWARE TASKS MODELLING AND ITS PLACEMENT METRICS	20
1.6.1	Real time hardware tasks modelling and its placement metrics	21
1.6.2	Non real time hardware tasks modelling and its performance metrics	24
1.7	DATASAMPLES AND DISCUSSION	26
1.8	OBJECTIVES AND SCOPE	28
1.9	OVERVIEW OF THE THESIS	28
1.10	SUMMARY	29
<b>2</b>	<b>LITERATURE SURVEY</b>	<b>30</b>
2.1	INTRODUCTION	30
2.1.1	Survey on Real time Hardware tasks Placement algorithms	31
2.1.2	Survey on Non Real time Hardware tasks Placement algorithms	36
2.2	SUMMARY	39

<b>CHAPTER NO.</b>	<b>TITLE</b>	<b>PAGE NO.</b>
<b>3</b>	<b>REAL TIME HARDWARE TASKS PLACEMENT ON RECONFIGURABLE FPGAs</b>	<b>40</b>
3.1	INTRODUCTION	40
3.2	IMPORTANCE OF FAST FREE SPACE SEARCH IN REAL TIME PLACEMENT ALGORITHM	41
3.3	PERFORMANCE ANALYSIS OF REAL TIME HARDWARE TASKS PLACEMENT ALGORITHMS ON FPGAS	42
3.3.1	Maximal Empty Rectangle Best Fit Overlap method based Placement algorithm (MER-BF-OL)	44
3.3.2	Maximal Empty Rectangle Best Fit Non-Overlap method based Placement algorithm (MER-BF- NOL)	46
3.3.3	Maximal Empty Rectangle First Fit Overlap method based Placement algorithm (MER-FF-OL)	47
3.3.4	Least Interference Fit method based Placement algorithm (LIF)	48
3.3.5	Bottom Left First Fit Row Column Row decomposition method based Placement algorithm (BL-FF-RCR)	49

<b>CHAPTER NO.</b>	<b>TITLE</b>	<b>PAGE NO.</b>
3.3.6	Top Left First Fit Column Row Column decomposition method based Placement algorithm (TL-FF- CRC)	50
3.3.7	Bottom Left First Fit Windowing sum CLook method based Placement algorithm (BL-FF-WS- CLook)	52
3.3.8	Bottom Left First Fit using Tree Search method based Placement algorithm (BL-FF-TS)	53
3.3.9	Bottom Left First Fit using Windowing OR Logic method based Placement algorithm (BL-FF- WOR Logic)	55
3.4	SIMULATION RESULTS AND DISCUSSION	56
3.5	SUMMARY	71
<b>4</b>	<b>ALGORITHMIC LEVEL OPTIMIZATION OF NON REAL TIME HARDWARE TASKS PLACEMENT ON FPGAs</b>	<b>72</b>
4.1	INTRODUCTION	72
4.2	FORMULATION OF FITNESS FUNCTION FOR HARDWARE TASKS PLACEMENT	73

<b>CHAPTER NO.</b>	<b>TITLE</b>	<b>PAGE NO.</b>
4.3	OPTIMIZATION ALGORITHMS FOR NON REAL TIME HARDWARE TASKS PLACEMENT ON FPGAS	76
4.3.1	Particle Swarm Optimization algorithm (PSO) based Hardware tasks Placement on FPGAs	76
4.3.2	Attractive-Repulsive Particle Swarm Optimization algorithm based Hardware tasks Placement on FPGAs	78
4.3.3	Gravitational Search algorithm based Hardware tasks Placement on FPGAs	81
4.3.4	Cuckoo Search Optimization algorithm based Hardware tasks Placement on FPGAs	86
4.4	SIMULATION RESULTS AND DISCUSSION	88
4.5	SUMMARY	105
<b>5</b>	<b>LOGIC LEVEL OPTIMIZATION OF NON REAL TIME HARDWARE TASKS PLACEMENT ON FPGAs</b>	<b>106</b>
5.1	INTRODUCTION	106
5.2	DESIGN OF HIGH PERFORMANCE CARRY SELECT ADDER	108

<b>CHAPTER NO.</b>	<b>TITLE</b>	<b>PAGE NO.</b>
5.2.1	Regular 16-bit Square root Carry Select Adder	109
5.2.2	Modified 16-bit Square root Carry Select Adder	110
5.2.3	Modified 16-bit Square root Carry Select Adder with AOI Logic	113
5.3	DESIGN OF LOGIC ELEMENTS USING MULTIPLEXER	117
5.3.1	Multiplexer based Inverter	117
5.3.2	OR Gate using 2:1 Multiplexer	118
5.3.3	AND Gate using 2:1 Multiplexer	119
5.4	DESIGN OF PROPOSED CARRY SELECT ADDER USING MUXED AOI LOGIC	121
5.5	SIMULATION RESULTS AND DISCUSSION	122
5.6	APPLICATION OF PROPOSED ADDER IN MAC UNIT	125
5.7	SUMMARY	127
<b>6</b>	<b>CONCLUSION</b>	<b>128</b>
	<b>REFERENCES</b>	<b>132</b>
	<b>LIST OF PUBLICATIONS</b>	<b>141</b>