

LIST OF TABLES

Table No.	Title of the table	Page No.
2.1	Write '0' operation of 6T SRAM cell and FGSRAM cell	42
2.2	Write '1' operation of 6T SRAM cell and FGSRAM cell	43
2.3	Read '0' operation of 6T SRAM cell and FGSRAM cell	43
2.4	Read '1' operation of 6T SRAM cell and FGSRAM cell	43
2.5	Hold operation of 6T SRAM cell and FGSRAM cell	45
2.6	Result comparison with existing technique	45
3.1	Write '0' operation of FGSRAM cell and FGSLSRAM cell	70
3.2	Write '1' operation of FGSRAM cell and FGSLSRAM cell	70
3.3	Read '0' operation of FGSRAM cell and FGSLSRAM cell	71
3.4	Read '1' operation of FGSRAM cell and FGSLSRAM cell	71
3.5	Hold operation of FGSRAM cell and FGSLSRAM cell	73
4.1	Write '0' operation of FGSRAM cell and FGLECSRAM cell	83
4.2	Write '1' operation of FGSRAM cell and FGLECSRAM cell	83
4.3	Read '0' operation of FGSRAM cell and FGLECSRAM cell	83
4.4	Read '1' operation of FGSRAM cell and FGLECSRAM cell	84
4.5	Hold operation of FGSRAM cell and FGLECSRAM cell	86
5.1	Write '0' operation of various SRAM cells	93
5.2	Write '1' operation of various SRAM cells	94
5.3	Read '0' operation of various SRAM cells	95
5.4	Read '1' operation of various SRAM cells	96

5.5	Hold operation of various SRAM cells	98
7.1	Pre-layout delay (ns) of various SRAM architectures	125
7.2	Post layout delay (ns) of various SRAM architectures	126
7.3	Power consumption (μW) of pre-layout simulation for various SRAM architectures	127
7.4	Power consumption (μW) of post layout simulation for various SRAM architectures	128
7.5	Power delay product (PDP) in fJ of pre-layout simulation for various SRAM architectures	128
7.6	Power delay product (PDP) in fJ of post layout simulation for various SRAM architectures	129
7.7	Average power consumption (μW) vs temperature ($^{\circ}\text{C}$) of pre-layout simulation for various SRAM architectures	130
7.8	Average power consumption(μW) vs temperature ($^{\circ}\text{C}$) of post layout simulation for various SRAM architectures	130
7.9	Delay (ns) vs temperature ($^{\circ}\text{C}$) of pre-layout simulation for various SRAM architectures	131
7.10	Delay (ns) vs temperature ($^{\circ}\text{C}$) of post layout simulation for various SRAM architectures	131
7.11	Average power consumption (μW) vs supply voltage (V) of post layout simulation for various SRAM architectures	133
7.12	Delay (ns) vs supply voltage (V) of post layout simulation for various SRAM architectures	134
7.13	Corner analysis (average power in μW)	136
7.14	Corner analysis (delay in ns)	136