

LIST OF FIGURES

Figure No.	Caption	Page No.
1.1	Block diagram of basic SRAM memory array	2
2.1	Resistive load 4T SRAM cell	11
2.2	Basic structure of SRAM cell	13
2.3	Schematic of 6T SRAM cell	13
2.4	Circuit of 6T SRAM cell for read operation	14
2.5	Circuit of 6T SRAM cell for write operation	16
2.6	"Butterfly curve" for measuring SNM	19
2.7	Static CMOS leakage sources	20
2.8	Leakage current in conventional 6T SRAM cell	23
2.9	Static (Leakage) and Dynamic (Switching) power for different technologies generations	24
2.10	Simulation circuit of 6T SRAM cell	25
2.11	DC analysis of 6T SRAM cell	26
2.12	Transient analysis of 6T SRAM cell	27
2.13	Power consumption curve of 6T SRAM cell	27
2.14	Write '0' leakage current curve of 6T SRAM cell	28
2.15	Write '1' leakage current curve of 6T SRAM cell	28
2.16	Write SNM curve of 6T SRAM cell	29
2.17	Simulation circuit of 6T SRAM cell for read operation	30
2.18	Read SNM curve of 6T SRAM cell	30
2.19	Basic structure and symbol of FGMOS	32

2.20	Equivalent schematic for N-channel N-input FGCMOS	34
2.21	Model for FGMOS	34
2.22	Schematic of FGSRAM cell	36
2.23	Simulation circuit of FGSRAM cell	37
2.24	DC analysis of FGSRAM cell	37
2.25	Transient analysis of FGSRAM cell	38
2.26	Power consumption curve of FGSRAM cell	39
2.27	Write '0' leakage current curve of FGSRAM cell	39
2.28	Write '1' leakage current curve of FGSRAM cell	40
2.29	Write SNM curve of FGSRAM cell	40
2.30	Simulation circuit of FGSRAM cell for read operation	41
2.31	Read SNM curve of FGSRAM cell	42
2.32	Delay comparison of 6T SRAM cell and FGSRAM cell for write and read operation	44
2.33	SNM comparison of 6T SRAM cell and FGSRAM cell for write and read operation	44
2.34	Sleepy transistor technique	53
2.35	(a) Forced stack technique	54
	(b) Forced stack inverter	
2.36	Sleepy stack technique	55
2.37	Lector technique	56
2.38	ABC-MTCMOS technique	57
2.39	Sleepy Keeper technique	58
2.40	Zigzag technique	59

2.41	Galeor technique	60
3.1	Circuit diagram of sleepy technique	61
3.2	Circuit diagram of transistor stacking	63
3.3	Schematic of FGSLSRAM cell	64
3.4	Simulation circuit of FGSLSRAM cell	65
3.5	DC analysis of FGSLSRAM cell	66
3.6	Transient analysis of FGSLSRAM cell	66
3.7	Power consumption curve of FGSLSRAM cell	67
3.8	Write '0' leakage current curve of FGSLSRAM cell	67
3.9	Write '1' leakage current curve of FGSLSRAM cell	68
3.10	Write SNM curve of FGSLSRAM cell	68
3.11	Simulation circuit of FGSLSRAM cell for read operation	69
3.12	Read SNM curve of FGSLSRAM cell	69
3.13	Power consumption comparison of FGSRAM cell and FGSLSRAM cell	72
3.14	Delay comparison for write and read operation of FGSRAM cell and FGSLSRAM cell	72
3.15	SNM comparison for write and read operation of FGSRAM cell and FGSLSRAM cell	72
4.1	Circuit diagram of lector technique	75
4.2	Circuit diagram of lector based CMOS inverter	76
4.3	Schematic of FGLECSRAM cell	77
4.4	Simulation circuit of FGLECSRAM cell	77
4.5	DC analysis of FGLECSRAM cell	78

4.6	Transient analysis of FGLECSRAM cell	79
4.7	Power consumption curve of FGLECSRAM cell	80
4.8	Write '0' Leakage current curve of FGLECSRAM cell	80
4.9	Write '1' Leakage current curve of FGLECSRAM cell	81
4.10	Write SNM curve of FGLECSRAM cell	81
4.11	Simulation circuit of FGLECSRAM cell for read operation	82
4.12	SNM curve of FGLECSRAM cell for read operation	82
4.13	Delay comparison of FGSRAM cell and FGLECSRAM cell	84
4.14	Power consumption comparison for write and read operation of FGSRAM cell and FGLECSRAM cell	85
4.15	SNM comparison of FGSRAM cell and FGSLSRAM cell	85
5.1	Schematic of FGSLLEC SRAM cell	87
5.2	Simulation circuit of FGSLLEC SRAM cell	88
5.3	DC analysis of FGSLLEC SRAM cell	88
5.4	Transient analysis of FGSLLEC SRAM cell	89
5.5	Power consumption curve of FGSLLEC SRAM cell	89
5.6	Write '0' leakage current curve of FGSLLEC SRAM cell	90
5.7	Write '1' leakage current curve of FGSLLEC SRAM cell	90
5.8	Write SNM curve of FGSLLEC SRAM cell	91
5.9	Simulation circuit of FGSLLEC SRAM cell for read operation	91
5.10	Read SNM curve of FGSLLEC SRAM cell	92
5.11	Layout of FGSLLEC SRAM cell	92

5.12	Symbol of FGSLLEC SRAM cell	93
5.13	Delay comparison of write '0' operation for various SRAM cells	94
5.14	Delay comparison of write '1' operation for various SRAM cells	95
5.15	Delay comparison of Read '0' operation for various SRAM cells	96
5.16	Delay comparison of read '1' operation for various SRAM cells	97
5.17	SNM comparison of various SRAM cells for write and read operation	97
6.1	Block diagram of SRAM architecture with all peripheral circuits	99
6.2	Simulation circuit of 3- to- 8-line decoder	102
6.3	Symbol of 3- to- 8-line decoder	102
6.4	Output waveform of 3- to- 8-line decoder	103
6.5	Schematic of write driver circuit	104
6.6	Simulation circuit of write driver	104
6.7	Symbol of write driver circuit	105
6.8	Output waveform of write driver circuit	105
6.9	Schematic of precharge circuit	106
6.10	Simulation circuit of precharge circuit	106
6.11	Symbol of precharge circuit	107
6.12	Schematic of (a) Control logic circuit for BL	108
	(b) Control logic circuit for BL_bar	

6.13	Simulation circuit of (a) Control logic for BL (b) Control logic for BL_bar	109
6.14	Symbol of (a) Control logic circuit for BL (b) Control logic circuit for BL_bar	109
6.15	Schematic of sense amplifier circuit	111
6.16	Simulation circuit of sense amplifier	111
6.17	Symbol of sense amplifier	112
6.18	Output waveform of sense amplifier	112
7.1	Block diagram of basic SRAM architecture	114
7.2	Simulation circuit of FGSLLLEC SRAM architecture using 8 precharge circuits	116
7.3	Output waveform of FGSLLLEC SRAM architecture using 8 precharge circuits	116
7.4	Layout of FGSLLLEC SRAM architecture using 8 precharge circuits	117
7.5	Simulation circuit of FGSLLLEC SRAM architecture using 1 precharge circuit	117
7.6	Output waveform of FGSLLLEC SRAM architecture using 1 precharge circuit	118
7.7	Layout of FGSLLLEC SRAM architecture using 1 precharge circuit	118
7.8	Block diagram of 8×8 FGSLLLEC SRAM architecture using control logic circuit	119
7.9	Simulation circuit of 8×8 FGSLLLEC SRAM architecture using control logic circuit	120

7.10	Output waveform of 8×8 FGSLLEC SRAM architecture using control logic circuit	121
7.11	Layout of 8×8 FGSLLEC SRAM architecture using control logic circuit	122
7.12	DRC test of 8×8 FGSLLEC SRAM architecture layout	123
7.13	LVS test of 8×8 FGSLLEC SRAM architecture layout	123
7.14	QRC test of 8×8 FGSLLEC SRAM architecture layout	124
7.15	Symbol of 8×8 FGSLLEC SRAM architecture	124
7.16	Delay comparison of pre-layout simulation for various SRAM architectures	125
7.17	Delay comparison of post layout simulation for various SRAM architectures	126
7.18	Power consumption comparison of pre-layout simulation for various SRAM architectures	127
7.19	Post layout simulation of temperature VS average power consumption for FGSLLEC SRAM architecture	130
7.20	Post layout simulation of delay vs temperature for FGSLLEC SRAM architecture	132
7.21	Average power consumption under different supply voltages for FGSLLEC SRAM architecture	133
7.22	Delay VS supply voltage of FGSLLEC SRAM architecture	134
7.23	Corner analysis of FGSLLEC SRAM architecture for average power	136
7.24	Corner analysis of FGSLLEC SRAM architecture for delay	137