

References

1. J. P. Kulkarni, K. Kim, and K. Roy, "A 160 Mv Robust Schmitt Trigger Based Subthreshold SRAM, " *IEEE Journal of Solid-State Circuits*, vol.42, no.10, pp.2303-2313, Oct. 2007.
2. K. Itoh, K. Sasaki, Y. Nakagome, "Trends in low-power RAM Circuit Technologies", *Transaction on Circuit and Systems for Video Technology*, vol.5, no.5, pp. 387-395, Oct.1995.
3. N. Maroof and B. Kong, "10T SRAM Using Half-VDD Precharge and Row-Wise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage", *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 25, No. 4, pp.1193-1203 , Apr. 2017.
4. S. Subbanna, P. Agnello, E. Crabbk et. al., "A High-Density 6.9 sq. μm Embedded SRAM cell in a High-Performance 0.25 μm -Generation CMOS Logic Technology", *IEDM Technical Digest*, pp.275-278, 1996.
5. G. G. Shahidi, A. Ajmera, F. Assaderaghi, et. al., "Partially-Depleted SOI Technology for Digital logic", *ISSCC Digest of Technical Papers*, pp.426-427, Feb. 1999.
6. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-Power CMOS Digital Design", *IEEE Journal of Solid State Circuits*, vol. 27, no. 4, pp.473-484, Apr. 1992.
7. W. Lee, P. Landman and B. Barton et. al., "A 1V DSP for Wireless Communications", *International Solid State Circuits Conference, Digest of Technical Papers*, IEEE, pp.92-93, Feb.1997.
8. M. Izumikawa, H. Igura, K. Furuta et. al., "A 0.25- μm CMOS 0.9-V 100-MHz DSP Core", *IEEE Journal of Solid State Circuits*, vol.32, no.1, pp.52-61, Jan. 1997.
9. K. Ishibashi, K-I. Takasugi, T. Yamanaka, et. al., "A 1V TFT-Load SRAM using a Two-Step Word Voltage Method", *International Solid State Circuits Conference, Digest of Technical Papers, IEEE*, pp. 206-207, 1992.
10. H. Yamauchi, T. Iwata, H. Akamatsu and A. Matsuzawa, "A 0.5V / 100MHz Over-Vcc Grounded Data Storage(OVGS) SRAM Cell Architecture with

Boosted Bit-Line and Offset Source Over-Driving Schemes”, *International Symposium on Low Power Electronics and Design, Digest of Technical Papers, IEEE*, pp. 49-54, 1996.

11. K. Itoh, A. R. Fridi, A. Bellaouar and M. I. Elmasry, “A Deep Sub-V, Single Power-Supply SRAM Cell With Multi-Vt, Boosted Storage Node And Dynamic Load”, *Symposium on VLSI Circuits, Digest of Technical Papers*, pp. 132-133, 1996.
12. S. K. Singh, S. V. Singh, B. K. Kausik C. Chauhan, T. Tripathi, “Characterization & Improvement of SNM in Deep Submicron SRAM Design”, *International Conference on Signal Processing and Integrated Networks (SPIN), IEEE* , pp.538-542, 2014.
13. Evelyn Grossar, Michele Stucchi, Karen Maex and Wim Dehaene, "Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies", *IEEE Journal of Solid State Circuits*, vol. 41, no. 11, pp. 2577-2588, Nov. 2006.
14. J. S. Wang, P. Y. Chang, T. S. Tang, J. W. Chen, and J. I. Guo, “ Design of Subthreshold SRAMs for Energy-Efficient Quality-Scalable Video Applications”, *IEEE Transactions on Emerging Sel. Topics Circuits System*, vol. 1, no. 2, pp. 183-192, Jun. 2011.
15. M. A. Hoque, M. Siekkinen, and J. K. Nurminen, “Energy Efficient Multimedia Streaming to Mobile Devices – A Survey”, *IEEE Communications Surveys & Tutorials*, vol. 16, no. 1, pp. 579-597, March, 2014.
16. Y. Benmoussa, J. Boukhobza, E. Senn, and D. Benazzouz, “Energy Consumption Modeling of H.264/Avc Video Decoding for GPP and DSP” , *Proc. of the 16th Euromicro Conference on Digital System Design, IEEE*, pp. 890-897, 2013.
17. A. Carroll and G. Heiser, “An Analysis of Power Consumption in a Smartphone,” *Proc. USENIX Annual Technical Conference*, pp. 1-14 , 2010.
18. T. Liu, T. Lin, S. Wang, W. Lee, J. Yang, K. Hou, and C. Lee, “A 125 μ W, Fully Scalable Mpeg-2 and H.264/Avc Video Decoder for Mobile

- Applications” , *IEEE Journal of Solid-State Circuits*, vol. 42, no. 1, pp. 161–169, Jan. 2007.
19. International Technology Roadmap For Semiconductors - 2005 (ITRS-2005). [Online]. Available: <http://public.itrs.net/Common/2005>.
 20. J. M. Chang and M. Pedram, “Energy Minimization Using Multiple Supply Voltages”, *IEEE Transactions on Very Large Integrated Scale (VLSI) Systems*, vol. 5, no. 4, pp. 436-443, Dec. 1997.
 21. R. Bajwa, M. Hiraki, D. J. Gorny et al., “Instruction Buffering to Reduce Power in Processors for signal Processing,” *IEEE Transactions on Very Large Scale Integrated (VLSI) System*, vol. 5, no. 4, pp. 417-424, Dec 1997.
 22. J. Rabaey, A. Chandrakasan, and B. Nikolic, *Digital Intergrated Circuits: A Design Perspective*, Prentice Hall, Ed. 2003.
 23. N. West and D. Harris, *Principles of CMOS VLSI Design*, Prentice Hall, Ed. 2005.
 24. X. Wang, C. Lub and Z. Mao, “Charge Recycling 8T SRAM Design for Low Voltage Robust Operation”, *International Journal of Electronics and Communications* , Elsevier, vol.70, pp. 25-32, Sept. 2015.
 25. P. Upadhyay, R. Kar, D. Mandal and S. P. Ghoshal, “A Design of Low Swing and Multi Threshold Voltage based Low Power 12T SRAM Cell”, *Journal of Computers and Electrical Engineering* , Elsevier, vol.45, pp.108–121, 2015.
 26. S. Mo Kang and Y. Leblebici, “CMOS Digital Integrated Circuits Analysis and Design”, New Delhi:Tata Mc Graw Hill Edition, Ed. 2005.
 27. S. R. Patel, K. R. Bhatt and R. Jani, "Leakage Current Reduction Techniques in SRAM ”, *International Journal of Engineering Research & Technology(IJERT)* , vol. 2, no 1, pp.1-5, Jan. 2013.
 28. R. Belavadi, P. Kumar.T, O. R. Dasar, S. Narmada, and H. P. Rajani, " Design And Implementation of Low Leakage Power SRAM System using Full Stack Asymmetric SRAM ”, *International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering*, vol. 2, no.7, pp.3084-3091, July 2013.

29. P. Elakkumanan, C. Thondapu and R. Sridhar, " DG-SRAM: A Low Leakage Memory Circuit", Proc. of the International SOC Conference, *IEEE*, pp.167-170, Sept, 2005.
30. S. K. Singh, D. S. Chauhan, B. K. Kaushik, V. Dipankar and N. K. Chaurasia, "Characterization of 6T SRAM cell DRV for ULP Applications", *International Journal of Computer Applications*, vol. 72, no. 20, pp. 27-33, Jun .2013.
31. P. Upadhyay, R. Kar, D. Mandal and S. P. Ghoshal, "A Low Power CMOS Voltage Mode SRAM Cell For High Speed VLSI Design", *Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics (PRIMEASIA)*, pp.25-28, Dec. 2012.
32. K. Kim, H. Mahmoodi and K. Roy, "A Low Power SRAM using Bit-Line Charge-Recycling", *IEEE Journal of Solid State Circuits*, vol.43, no.2, pp. 446-458, Feb.2008.
33. T. Tanamoto, K. Tatsumura, K. Sakuma, A. Kinoshita, S. Fujita and K. Muraoka," Numerical Simulations of Automatic Change of Threshold Voltage Shift in SRAM With Double-Floating-Gate Structures", *IEEE Transactions on Electron Devices*, vol. 59, no. 12, pp.3255-3262, Dec. 2012.
34. E. Seevinck, F. J. List, and J. Lohstroh, " Static-Noise Margin Analysis of MOS SRAM Cells", *IEEE Journal of Solid-State Circuits*, vol.22, no. 5, pp.748-754, Oct.1987.
35. T. Wada, S. Rajan and S. A. Przybylski, "An Analytical Access Time Model for On-Chip Cache Memories," *IEEE Journal of Solid State Circuits*, vol. 27, no. 8, pp. 1147–1156, Aug. 1992.
36. S. K. Jain and P. Agarwal, "A Low Leakage and SNM Free SRAM Cell Design in Deep Sub Micron CMOS Technology", *19th International Conference on VLSI Design (VLSID)*, pp.1-4, IEEE , 2006.
37. R. Islam, A. Brand, and D. Lippincott, "Low Power SRAM Techniques for Handheld Products", *IEEE Symposium on Low power Electronics and Design*, pp. 198-202, Oct. 2005.

38. B. C. Paul, A. Agarwal, K. Roy, "Low-Power Design Techniques for Scaled Technologies", *Integration VLSI Journal, Elsevier* , vol.39, no.2, pp.64-89, Mar.2005.
39. S. Akashi, M. Shastri and S. Sharma, "Multi VT 7T SRAM Cell for High Speed Application At 45 Nm Technology," *Proc. of the International Conference on Nanoscience Engineering and Technology (ICONSET), IEEE* , pp.351-354, 2011.
40. K. Roy, S. Mukhopadhyay, and H. M. Meimand, "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Sub Micrometer CMOS Circuits", *Proc. of the IEEE*, vol. 91, no. 2, pp.305-327, Feb.2003.
41. B. Kalagadda, N. Muthyalab and K.K. Korlapati," Performance Comparison of Digital Circuits Using Subthreshold Leakage Power Reduction Techniques", *The Journal of Engineering Research (TJER)* , vol. 14, no. 1 pp.74-84 , 2017.
42. P. Gupta, A. B. Kahng, P. Sharma and D. Sylvester, "Gate-Length Biasing For Runtime Leakage Control" , *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 25, no. 8, pp. 1475-1485, Aug.2006.
43. A. Chatterjee, M. Nandakumar, and Ih- Chin Chen, "An Investigation of The Impact of Technology Scaling on Power wasted as Short-Circuit Current in Low Voltage Static CMOS Circuits, " *Proc. of the International Symposium on Low Power Electronics and Design, ISLPED*, pp.145-150, 1996.
44. K. Zhang, U. Bhattacharya, Z. Chen et al., "SRAM Design on 65nm CMOS Technology with Dynamic Sleep Transistor for Leakage Reduction," *IEEE Journal of Solid State Circuits*, vol.40, no.4, pp. 895-901, Apr. 2005.
45. Semiconductor Industry Association, ITRS, [<http://www.public.itrs.net>], Ed.2003.
46. K. Itch, "VLSI Memory Chip Design", *Springer-Verlag, NY*, 2001.
47. P. Hasler and T. S. LANDE, "Overview of Floating-Gate Devices, Circuits, and Systems", *IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing*, vol. 48, no. 1, pp.1-3, Jan.2001.

48. N. Sharma and R. Chandel, "Performance Analysis of SRAM Cell Designed using Floating Gate MOS", *International Conference on Inventive Communication and Computational Technologies (ICICCT)*, IEEE, pp.160-165, July.2017.
49. E. R. Villegas, "Low Power and Low Voltage Circuit Design Techniques with FGMOS Transistor", *IET Circuit and Device System Series* 20, 2006.
50. G. Cellere, L. Larcher, A. Paccagnella, A. Visconti, and M. Bonanomi, "Radiation Induced Leakage Current in Floating Gate Memory Cell", *IEEE Transactions on Nuclear Science*, vol. 52, no. 6 , pp.2144-2152, Dec. 2005.
51. B. Razavi, Design of analog integrated circuits, *McGraw Hill*, 2001.
52. D. Johns and K. Martin, "Analog Integrated Circuit Design", *John Wiley & Sons*, 1997.
53. P. E. Allen and D. R. Holberg, "CMOS Analog Circuit Design", 2nd Ed. *Oxford, U.K. Oxford*, 2002.
54. L. Yin, S. H. K. Embabi and E. Sanchez-Sinencio, "A Floating-Gate MOSFET D/A Converter", *Proc. of the IEEE International Symposium on Circuits and Systems*, pp. 409–412. Jun.1997.
55. F. Keleş and T. Yıldırım," Low Voltage Low Power Neuron Circuit Design Based On Subthreshold FGMOS Transistors and XOR Implementation", *XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD)*, IEEE, PP.1-5, 2010.
56. A. Anand, S. K. Mandal, A. Dash, and B. S. Patro, "FGMOS Based Low-Voltage Low-Power High Output Impedance Regulated Cascode current Mirror," *International Journal of VLSI design & Communication Systems (VLSICS)* vol.4, no.2, pp.39-50, Apr.2013.
57. H. Kondou, S. Fukai and Y. Ishikawa, "Multiple-valued SRAM with FG-MOSFETs". *Asia Pacific Conference on Circuits and Systems (APCCAS)*, IEEE, pp.1305-1308, 2006.
58. P. Bhattacharjee, G. L. Kumar Moganti and S. K. Mandal, " High Speed-Low Leakage-Multi Threshold 45 nm Floating Gated SRAM", *International*

Journal of Engineering Research and Applications (IJERA), vol. 3, no. 3, pp.642-645, Jun. 2013.

59. T. Kobayashi, K. Nogami, T. Shirotori, and Y. Fujimoto, "A Current-Controlled Latch Sense Amplifier and a Static power-Saving Input Buffer for Low-Power Architecture", *IEEE Journal of Solid-State Circuits*, vol. 28, no.4, pp. 523-527, Apr. 1993.
60. T. Seki, E. Itoh, C. Furukawa, I. Maeno, T. Ozawa, H. Sano, and N. Suzuki, "A 6-Ns 1-mb CMOS SRAM with Latched Sense Amplifier" , *IEEE Journal of Solid-State Circuits*, vol. 28, no.4, pp. 478-483, Apr.1993.
61. K. W. Mai, T. Mori, B. S. Amrutur, R. Ho, B. Wilburn, M. A. Horowitz, I. Fukushi, T. Izawa and Shin Mitarai, "Low-Power SRAM Design using Half-Swing Pulse-Mode Techniques", *IEEE Journal of Solid-State Circuits*, vol.33, no.11, pp.1659-1671, Nov. 1998.
62. B. Amrutur and M. Horowitz, "Speed and Power Scaling of SRAMs", *IEEE Journal of Solid-State Circuits*, vol. 35, no. 2, pp. 175-185, Feb. 2000.
63. N. Azizi and F. N. Najm, "An Asymmetric SRAM Cell to Lower Gate Leakage", Proc. of the *IEEE International Symposium on Quality Electronic Design*, pp.534-539 Mar. 2004.
64. Keunwoo, K. Jae-Joon. and Ching –Te.C, "Asymmetrical SRAM Cells with Enhanced Read and Write Margins", *Proc. of the International Symposium VLSI Technology, Systems and Applications, (VLSI-TSA)*, pp.1-2, 2007.
65. S. Nalam and B. H. Calhounlam, "Asymmetric Sizing in a 5T SRAM to Improve Read Stability over 6T SRAM", *Proc. of the Custom Integrated Circuits Conference*, pp 709-712, IEEE, 2009.
66. S. Nalam, V. Chandra, C. Pietrzyk, R. C. Aitken and B. H. Calhoun, " Asymmetric 6T SRAM with Two-Phase Write and Split Bitline Differential Sensing for Low Voltage Operation" , *Proc. of 11th International symposium on Quality Electronic Design(ISQED)*, IEEE, pp.139-146, 2010.
67. B. Amelifard, F. Fallah and M. Pedram, "Low Leakage SRAM Design with Dual Vt Transistors", *Proc. of the International Symposium on Quality Electronic Design, 'ISQED'*, pp.56-60, 2006.

68. S. Ohbayashi, M. Yabuuchi, K. Nii, Y. Tsukamoto, S. Imaoka, Y. Oda, M. Igarashi, M. Takeuchi, H. Kawashima, H. Makino, Y. Yamaguchi, K. Tsukamoto, M. Inuishi, K. Ishibashi and H. Shinohara "A 65 nm SoC Embedded 6T-SRAM Design for Manufacturing with Read and Write Cell Stabilizing Circuits", *IEEE Journal Solid State Circuits*, vol.42, no.4, pp.82-827, Jun. 2006.
69. M. Yabuuchil, K. Niil, Y. Tsukamotol, S. Ohbayashi', S. Imaokat, H. Makinol, Y. Yamagamil, S. Ishikura, T. Terano, T. Oashil, K. Hashimoto, A. Sebe, G. Okazaki, K. Satomi, H. Akamatsu and H. Shinoharal, "A 45nm Low-Standby-Power Embedded SRAM with Improved Immunity Against Process and Temperature ", *Proc. of the International Solid State Circuits Conference*, pp. 326-327, Feb 2007.
70. B. Mohammad, M. Saint-Laurent, P. Bassett and J. Abraham, "Cache Design for Low Power and High Yield", *9th International Symposium on Quality Electronic Design (ISQED)*, pp 103-107, Mar. 2008.
71. T. Enomoto and Y. Higuchi, "A Low-leakage Current Power 180-nm CMOS SRAM", *Asia and South Pasific Design Automation Conference (ASPDAC), IEEE*, pp.101-102, 2008.
72. D. Mukherjee, H. Kr. Mondal and B. V. R. Reddy, "Static Noise Margin Analysis of SRAM Cell for High Speed Application", *International Journal of Computer Science Issues(IJCSI)*, vol. 7, no. 5, pp.175-180, Sept. 2010.
73. B. Do Yang, "A Low Power SRAM using Bit- Line Charge –Recycling for Read and Write Operations ", *IEEE Journal of Solid-State Circuits*, vol.45, no.10, pp.2173-2083, Oct. 2010.
74. A. T. Do, Z. H. Kong, K. S. Yeo and J. Yung Shern, " Design and Sensitivity Analysis of a New Current Mode Sense Amplifier for Low Power SRAM", *IEEE Transaction on very large scale integration system*, vol.19, no.2, PP.196-204, Feb.2011.
75. R. O. Chandankhede1, O. P. Acharya and P. K. Patra, "Design of High Speed Sense Amplifier for SRAM", *International Conference on Advanced*

Communication Control and Computing Technologies (ICACCCT), *IEEE*, pp.340-343, 2014.

76. J. Park, "Sleepy Stack: A New Approach to Low Power VLSI and Memory", Ph.D. Dissertation, School of Electrical and Computer Engineering, *Georgia Institute of Technology*, 2005, [Online], available <http://etd.gatech.edu/theses.2005>.
77. S. Mouth, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu and J. Yamada, "1-V Power Supply High-speed Digital Circuit Technology With Multi threshold-Voltage CMOS", *IEEE Journal of Solid-State Circuits*, vol. 30, no. 8, pp. 847–854, Aug. 1995.
78. F. Fallah and M. Pedram, " Standby and Active Leakage Current Control and Minimization in CMOS VLSI Circuits", *IEICE Transactions on Electronics*, pp.1-21, Apr. 2005.
79. F. Assaderaghi, D. Sinitsky, S. A. Parke, J. Bokor, P. K. Ko, and C. Hu, "A Dynamic Threshold-Voltage MOSFET (DTMOS) for Ultra-Low Voltage VLSI ", *IEEE Transactions on Electron Devices*, vol. 44, no.3, pp.414–422, Mar.1997.
80. S. Rathore, V. Yadav and R. Jain," A Brief Review of SRAM Architecture with Various Low Leakage Power Reduction Technique in Recent CMOS Circuit", *International Journal for Research in Applied Science & Engineering Technology (IJRASET)*, vol. 3, no.1, pp.114-120, Jan. 2015.
81. S. H. Kim and V. J. Mooney, "Sleepy Keeper: A New Approach to Low-Leakage Power VLSI Design", *IFIP International Conference on Very Large Scale Integration*, pp. 367-372, 2006.
82. S. L. Narayan, R. Korah and N. K. Kuma," A Novel Sleepy Stack 6-T SRAM Cell Design for Reducing Leakage Power in Submicron Technologies ", *International Conference on Communication and Signal Processing(ICCSP)*, *IEEE*, pp.753-757, Apr.2013.
83. N. Hanchate and N. Ranganathan, "LECTOR: a technique For Leakage Reduction in CMOS Circuits", *IEEE Transactions on VLSI Systems*, vol. 12, no. 2, pp.196-205, Feb 2004.

84. J. Shinde and S. S. Salankar, "Clock Gating – A Power Optimizing Technique for VLSI Circuits ", *Annual IEEE India Conference*, pp.1-4, 2011.
85. J. Kao, A. Chandrakasan and D. Antoniadis, "Transistor Sizing Issues and Tool for Multi Threshold CMOS Technology", *Proc. of the Design Automation Conference (DAC)*, pp.409- 414, 1997.
86. J. Kao, S. Narendra, and A. Chandrakasan, "MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns", *Proc. of the Design Automation Conference (DAC)*, pp.495-500, June.1998.
87. S. Kim and V. Mooney and J. C. Park, "The Sleepy Keeper Approach: Methodology, Layout and Power Results for a 4 bit Adder" Technical Report GITCERCS-06-03, *Georgia Institute of Technology*, <http://www.cercs.gatech.edu/techreports/tr2006/git-cercs-06-03>., Mar 2006.
88. K. S. Min, H. Kawaguchi and T. Sakurai, "Zigzag Super Cut-off CMOS (ZSCCMOS) Block Activation with Self-Adaptive Voltage Level Controller: an Alternative to Clock-Gating Scheme in Leakage Dominant Era," *IEEE International Solid-State Circuits Conference*, pp. 400-401, Feb 2003.
89. L. Yuan and G. Qu, "A Combined Gate Replacement and Input Vector," *IEEE Transactions on VLSI Systems*, vol. 14, no. 2, pp. 173-182, Feb 2006.
90. S. Katrue and D. Kudithipudi, "GALEOR: Leakage Reduction for CMOS Circuits", *15th Conference on Electronics, Circuits and systems, IEEE*, pp. 574-577, Sept. 2008.
91. S. Mutoh et al., "1-V Power Supply High-speed Digital Circuit Technology with Multithreshold-Voltage CMOS," *IEEE Journal of Solid-State Circuits*, vol. 30, no. 8, pp. 847-854, Aug.1995.
92. M. Powell, S. H. Yang, B. Falsafi, K. Roy and T. N. Vijaykumar, "Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep Submicron Cache Memories," *International Symposium on Low Power Electronics and Design*, pp. 90-95, July 2000.
93. S. Gupta and S. Padave, "Power Optimization for Low Power VLSI Circuits", *International Journal of Advanced Research in Computer Science and Software Engineering*, Volume 6, Issue 3, pp.96-99, Mar. 2016.

94. S. R. Wasankar, A. E. Bhande and U. A. Kshirsagar, "Survey on Power Effective Memristor Based SRAM Using MTCMOS Technique", *International Journal of Advance Foundation and Research in Computer (IJAFRC)*", vol.3, no.2, pp.33-40, Feb. 2016.
95. A. Agarwal, H. Li, and K. Roy, " A Single-Vt Low-Leakage Gated-Ground Cache for Deep Submicron", *IEEE Journal of Solid-State Circuits*, vol. 38, no. 2, pp. 319-328, Feb. 2003.
96. B. Dilip, P. Surya Prasad and R. S. G. Bhavani, " Leakage Power Reduction in CMOS Circuits using Leakage Control Transistor Technique in Nanoscale Technology", *International Journal of Electronics Signals and Systems (IJESS)*, vol.2 no.1, pp.72-77, 2012.
97. P. Verma and R. A. Mishra, "Leakage Power and Delay Analysis of LECTOR Based CMOS Circuits", *2nd International Conference on Computer & Communication Technology (ICCCCT), IEEE*, pp.260-264, 2011.
98. J. Cheol Park and V. J. Mooney III, "Sleepy Stack Leakage Reduction" *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*", vol.14, no. 11, pp.1250-1263, Nov.2006.
99. S. Narendra, S. Borkar, V. De, D. Antoniadis and A. Chandrakasan, "Scaling of Stack Effect And Its Application For Leakage Reduction", *Proc. of the 148th International Symposium on Low Power Electronics and Design*, pp.195-200, Aug. 2001.
100. M.C. Johnson, D. Somasekhar, L.Y. Chiou and K. Roy, " Leakage Control With Efficient use of Transistor Stacks in Single Threshold CMOS", *IEEE Transactions on Very Large Scale Integration Systems*, vol.10, no.1, pp.1-5, Feb.2002.
101. S. Sirichotiyakul, T. Edwards, R. Panda and D. Blaauw, " Duet: An Accurate Leakage Estimation and Optimization Tool for Dual-V Circuits", *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol.10, no.2, pp.79-90, Apr. 2002.
102. L. F. Rahman, M. F. B. Amir, M. B. I. Reaz, Md. Marufuzzaman and H. H. Rahman , " Advances on Low Power Designs for SRAM Cell", *Indonesian*

- Journal of Electrical Engineering and Computer Science*, vol. 12, no.8, pp.6063-6082, Aug, 2014.
103. Md. A. S. Bhuiyan, H. N. B. Rosly, M. B. I. Reaz, K. N. Minhad and H. Husain", Advances on CMOS Shift Registers for Digital Data Storage", *Indonesian Journal of Electrical Engineering and Computer Science*, vol.1, no5, pp.3849-3862, May. 2014.
 104. A. Khadke, P. Chaudhari, M. More and D. S. Patil, "Designing of SRAM using Lector Technique to Reduce Leakage Power ", *International Research Journal of Engineering and Technology (IRJET)*, vol.3, no.10, pp.1110-1114, Oct .2016.
 105. P. Raikwal, V. Neema and A. Verma, "Cluster Based Sleep Transistor Approach for Low Power 6T SRAM Cell", *Journal of VLSI Design Tools and Technology*, vol.6, no.1, pp. 41-48, 2016.
 106. K. B. Ray, S. K. Mandal and B. S. Patro, "Low Power High Speed Low Leakage Floating Gate SRAM Cell using LECTOR Technique", *Indian Journal of Science and Technology*, vol.9, no.45, pp.1-6, Dec. 2016.
 107. K. B. Ray, S. K. Mandal and B. S. Patro, "Low Power FGSRAM Cell Using Sleepy and LECTOR Technique", *Indonesian Journal of Electrical Engineering and Computer Science*, vol. 4, no. 2, pp. 333-340, Nov. 2016.
 108. S. Sharma and R. Sharma, "Design of CMOS 1k Bit SRAM Cell using Cadence 180 Nm Technology ", *International conference on Emerging trends in Engineering & Management for Sustainable Development (ETEMSD)* , Feb. 2016.
 109. K. Verma, S. kumar Jaiswal, D. Jain and V. Maurya "Design & Analysis of 1-Kb 6T SRAM using Different Architecture", *Proc. of the Fourth International Conference on Computational Intelligence and Communication Networks (CICN)* , *IEEE*, pp.450-454, Nov. 2012.

110. J. Kinseher, L. Heib, I. Polian, "Analyzing the Effects of Peripheral Circuit Aging of Embedded SRAM Architectures", *Design, Automation and Test in Europe Conference & Exhibition (DATE)*, pp.852-857, Mar.2017.
111. J. T. Kao and A. P. Chandrakasan "Dual-Threshold Voltage Techniques for Low-Power Digital Circuits," *IEEE Journal of Solid- State Circuits*, vol.35, no.7, pp.1009-1018, July. 2000.
112. N. K. Sarva, U. N. Rao, D. Ramesh and D. Harihara Santos, " Design of Low Power SRAM Architecture with Isolated Read and Write Operations at Deep Submicron CMOS Technology", *International Journal of Innovative Technology and Exploring Engineering (IJITEE)*, vol.3, no.7, pp.1-6, Dec.2013.
113. J. Singh, S. P. Mohanty and D. K. Pradhan, "Robust SRAM Design and Analysis", *Springer Publication Company*, pp. 1-70, 2013.
114. H. M. Dipu Kabir and S. B. Alam, "Fast & Low-Power Consuming SRAM Design by Fast Precharging using Equalizer and Sense Circuit", *Journal of Electron Devices*, vol.9, no.1, pp. 325-334, Feb.2011.
115. N. Goswami, "6T SRAM at 45nm CMOS Technology for Low Power Optimization," *SSRG International Journal of Electronics and Communication Engineering(SSRG-IJECE)*, vol.3, no.5, pp.15.19, May 2016.
116. Ya. Chun Lai and Shi-Yu Huang, "A Resilient and Power-Efficient Automatic Power down Sense Amplifier for SRAM Design", *IEEE Transactions on Circuits & Systems*, vol. 55, no. 10, pp. 1031-1035, Oct. 2008.
117. Sedra and Smith, "Microelectronic Circuits", *oxford university press, Fifth edition*, 2004.
118. S. Reddy G M and P. C. Reddy, "Design and Implementation of 8K-bits Low Power SRAM in 180nm Technology", *Proc. of the International Multi Conference of Engineers and Computer Scientists (IMECS)*, vol.2, pp.1545-1552, Mar, 2009.

119. P. S. Bellerimath and R. M Banakar, "Implementation of 16X16 SRAM Memory Array using 180nm Technology", *International Journal of Current Engineering and Technology*, pp.288-292, Sept.2013.
120. B. S. Deepak Subramanyan and A. Nunez, "Analysis of Subthreshold Leakage Reduction in CMOS Digital Circuits", *50th Midwest Symposium on Circuits and Systems, IEEE*, pp.1400-1404, Jun 2007.