List of Tables

Table.2.1. Design and Simulation packages for VHDL 30
Table.2.2. Spartan-II FPGA Device Options 32
Table.3.1. Description of I/O port of 16-bit RISC Processor 40
Table.3.2. Addressing modes 41
Table.3.3. Instruction Format of 16-bit processor 42
Table.4.1. ALUs control signal 61
Table.4.2. Setting of control signals 64
Table.5.1. Multiplicand Selection Decision 79
Table.5.2. Division Example Restoring Division Algorithm 82
Table.6.1. Comparison of 8x8 Vedic Multipliers with 8x8 Booth Multiplier 123
Table.6.2. Instruction and data written in to memory 124
Table.6.3. Expected values stored in memory 125
Table.6.4. Comparison of Synthesis Results (as per [71]) 128
Table.6.5. Comparison of Synthesis Results 129
Table.6.6. Comparison of Synthesis Result (as per [69]) 130
Table.6.7. Comparison of Synthesis Result (as per [56]) 131
Table.6.8. Comparison of Synthesis Result (as per [72]) 132
Table.6.9. Comparison of Synthesis Results of 8x8 Bit Vedic Multiplier 133
Table.6.10. Comparison of Combinational Path Delay of 16x16 Bit Vedic Multiplier 134
Table.6.11. Comparison of Combinational Path Delay of 16x16 Bit Vedic Multiplier 137
Table.6.12. Comparison of Combinational Path Delay 138
Table.6.13. Comparison of Synthesis Result 139