

TABLE OF CONTENTS

CHAPTER NO.	TITLE	PAGE NO.
	ABSTRACT	v
	LIST OF TABLES	xiii
	LIST OF FIGURES	xiv
	LIST OF SYMBOLS AND ABBREVIATIONS	xix
1	INTRODUCTION	1
1.1	OVERVIEW	1
1.2	INTRODUCTION TO POWER ELECTRONICS	2
1.3	POWER CONVERTERS	3
1.3.1	DC-DC Converter (Chopper)	3
1.3.1.1	Boost Converter	4
1.3.1.2	Buck Converter	6
1.3.1.3	Buck-Boost Converter	6
1.4	POWER INVERTERS	7
1.4.1	Multi-Level Inverters (MLI)	7
1.4.1.1	Diode-clamped (or) Neutral Point Multi-level Inverter	8
1.4.1.2	Flying Capacitors (or) Capacitor Clamped Multi-level Inverter	9
1.4.1.3	Cascaded Multi-level Inverters	10
1.4.1.4	Generalized P2-cell Multi-level Inverter (GMLI)	11

CHAPTER NO.	TITLE	PAGE NO.
	1.4.1.5 Reversing Voltage Multi-level Inverter (RVMLI)	12
	1.4.1.6 Modular Multi-level Inverter (M2I)	12
1.5	POWER FACTOR AND TOTAL HARMONIC DISTORTION	13
1.6	POWER FACTOR CORRECTION TECHNIQUES	15
1.7	MOTIVATION	17
1.8	OBJECTIVES	17
1.9	THESIS ORGANIZATION	18
1.10	CONCLUSION	19
2	LITERATURE SURVEY	20
2.1	INTRODUCTION	20
2.2	REVIEWS ON VARIOUS TOPOLOGIES FOR POWER FACTOR CORRECTION	20
2.3	REVIEWS ON MULTI-LEVEL INVERTER AND PULSE WIDTH MODULATION (PWM) TECHNIQUES	23
2.4	REVIEWS ON VARIOUS COMPENSATORS FOR DC-DC CONVERTERS	32
2.5	CONCLUSION	34
3	DESIGN AND ANALYSIS OF BRIDGELESS PFC BOOST CONVERTER FED CASCADED H BRIDGE MULTI-LEVEL INVERTER	36
3.1	INTRODUCTION	36
3.2	POWER FACTOR CORRECTION	36

CHAPTER NO.	TITLE	PAGE NO.
3.3	BLOCK DIAGRAM OF PROPOSED CONVERTER FED MULTI-LEVEL INVERTER	37
3.4	CIRCUIT DIAGRAM OF PROPOSED CONVERTER FED MULTI-LEVEL INVERTER	38
3.5	OPERATION OF PROPOSED CONVERTER FED MULTI-LEVEL INVERTER	39
	3.5.1 Converter Section	39
	3.5.2 Control Unit for Bridge less PFC Boost Converter	40
	3.5.3 Inverter Section	42
3.6	ANALYSIS OF ASYMMETRICAL MULTI-LEVEL INVERTER	45
3.7	RESULT AND DISCUSSION	46
	3.7.1 Simulation of Proposed Converter fed Multi-Level Inverter	46
	3.7.2 Hardware Implementation of Proposed Converter fed Multi-Level Inverter	52
3.8	CONCLUSION	54
4	HYBRID POSICAST COMPENSATED BUCK-BOOST CONVERTERS	56
4.1	INTRODUCTION	56
4.2	OVERVIEW	57
4.3	MODELLING AND DESIGN OF BUCK-BOOST CONVERTER	58
4.4	DESIGN AND IMPLEMENTATION OF POSICAST CONTROLLER FOR BUCK-BOOST CONVERTER	60

CHAPTER NO.	TITLE	PAGE NO.
4.4.1	Principle of Posicast Control	60
4.4.2	Implementation of Posicast Control to DC-DC Buck-Boost Converter	63
4.4.3	Block Diagram of Hybrid Control of DC-DC Buck-Boost Converter	64
4.5	RESULT AND DISCUSSION	65
4.5.1	Simulation of Hybrid Posicast Control of Buck-Boost Converter	65
4.5.1.1	Step response of uncompensated System	65
4.5.1.2	Frequency response of Uncompensated system	66
4.5.1.3	Frequency response of posicast compensated system	67
4.5.1.4	Frequency response of PID compensated system	68
4.5.1.5	Simulink diagram and its results	68
4.5.2	Hardware Implementation of Hybrid Posicast Control of Buck-Boost Converter	70
4.6	CONCLUSION	73
5	REVERSE VOLTAGE MULTI-LEVEL INVERTER	74
5.1	INTRODUCTION	74
5.2	REVERSE VOLTAGE MULTI-LEVEL INVERTER	75
5.3	SYMMETRICAL THIRTEEN LEVEL REVERSE VOLTAGE MULTI-LEVEL INVERTER	76

CHAPTER NO.	TITLE	PAGE NO.
	5.3.1 Operation of Symmetrical Thirteen Level Reverse Voltage Multi-Level Inverter	77
5.4	PWM (PULSE WIDTH MODULATION)	80
5.5	PWM CONTROL STRATEGIES FOR PROPOSED REVERSE VOLTAGE MULTI-LEVEL INVERTER	82
	5.5.1 Unipolar Multicarrier PWM Strategies	82
	5.5.1.1 Inverted Sine PWM	83
	5.5.1.2 Phase Disposition PWM	84
	5.5.1.3 Variable Frequency PWM	84
	5.5.1.4 Alternate Phase Opposition Disposition PWM	85
	5.5.1.5 Carrier Overlapping PWM	86
5.6	RESULT AND DISCUSSION	86
	5.6.1 Performance of Various PWM Control Techniques	87
	5.6.1.1 Comparison of various PWM control strategies	93
5.7	CONCLUSION	98
6	CONCLUSION AND FUTURE WORK	99
	6.1 CONCLUSION	99
	6.2 SCOPE FOR FUTURE WORK	100
	REFERENCES	102
	LIST OF PUBLICATIONS	111

LIST OF TABLES

TABLE NO.	TITLE	PAGE NO.
3.1	Switching pattern of the seven level asymmetrical multi-level inverter	44
4.1	Parameters of the buck boost converter	60
4.2	Steady state output voltage for various input voltages	73
5.1	Comparison of the no. of components required in proposed MLI and cascaded H bridge inverter	77
5.2	Switching Pattern of thirteen level reverse voltage multi-level inverter	79
5.3	Voltage THD (%) for various PWM control strategies	93
5.4	Current THD (%) for various PWM control strategies	93
5.5	Peak Voltage (V) for various PWM control strategies	93
5.6	RMS of fundamental (V) for various PWM control strategies	94

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE NO.
1.1	a) Schematic of a boost converter (b) Voltage and current waveform of Boost converter in continuous mode	4
1.2	(a) Schematic of a Buck converter (b) Voltage and current waveform of Buck converter in continuous mode	5
1.3	(a) Schematic of a Buck-Boost converter (b) Voltage and current waveform of Buck-Boost converter in continuous mode	6
1.4	Diode-clamped(or) Neutral Point Multi-level Inverter	9
1.5	Flying Capacitors(or) Capacitor Clamped Multi-level Inverter	10
1.6	Cascaded Multi-level Inverters	11
1.7	Generalized P2-cell Multi-level Inverter	11
1.8	Reversing Voltage Multi-level Inverter	12
1.9	Modular Multi-level Inverter	13
3.1	Block diagram of proposed converter fed inverter	37
3.2	Circuit diagram of the closed loop controlled Bridgeless PFC Boost converter fed inverter	38
3.3	Control Unit of Bridgeless PFC boost converter	40

FIGURE NO.	TITLE	PAGE NO.
3.4	Asymmetrical Seven level Cascaded H bridge multi-level inverter using Sub Multi-level inverter	43
3.5	Levels of Operation of proposed seven-level asymmetrical multi-level inverter switching pattern	44
3.6	MATLAB / Simulink Circuit Diagram of Bridgeless PFC Boost converter fed inverter	47
3.7	Input Voltage waveform of the converter	48
3.8	Pulses pattern to switches	48
3.9	Power Factor at the supply of proposed converter	49
3.10	Output Voltage of proposed converter	49
3.11	Seven-level inverter output voltage waveform	50
3.12	(a) Voltage Harmonics of Conventional cascaded H bridge MLI (b) Voltage Harmonics of Proposed Converter fed Reverse voltage MLI	50
3.13	(a) Current Harmonics of Conventional cascaded H bridge MLI (b)Current Harmonics of Proposed Converter fed Reverse voltage MLI	51
3.14	Output Current Waveform	52
3.15	Hardware Implementation	52
3.16	Driver circuit	53
3.17	Inverter output voltage	54
4.1	Step response of the lightly damped system	61

FIGURE NO.	TITLE	PAGE NO.
4.2	Classical half cycle Posicast	61
4.3	Hybrid posicast controller	62
4.4	Hybrid posicast control of buck – boost converter	65
4.5	Step response of buck-boost converter	66
4.6	Frequency response of the uncompensated buck – boost converter	66
4.7	Frequency response of the posicast compensated Buck –Boost Converter	67
4.8	Frequency response of PID compensated Buck –Boost Converter	68
4.9	Simulink diagram of hybrid Buck –Boost converter	69
4.10	Simulated Duty Cycle	69
4.11	Output voltage for an input voltage of 30V	69
4.12	Output voltage for an input voltage of 32V	69
4.13	Output voltage for an input voltage of 35V	70
4.14	Hardware Implementation	70
4.15	Driver Circuit	71
4.16	Input Pulse Pattern of Hybrid Controller	71
4.17	Input and Output Voltage of Buck-Boost Converter with posicast controller	72
4.18	Steady state output voltage	72
5.1	Reverse voltage multi-level inverter	76
5.2	Circuit diagram of thirteen-level RV MLI (Multi-level Inverter)	77
5.3	Levels of operation of proposed MLI	78

FIGURE NO.	TITLE	PAGE NO.
5.4	Inverted Sine waveform	83
5.5	Phase Disposition PWM Waveform	84
5.6	Variable Frequency PWM Waveform	85
5.7	Alternate Phase Opposition Disposition PWM Waveform	85
5.8	Carrier Overlapping PWM Waveform	86
5.9	MATLAB/SIMULINK diagram of symmetrical thirteen level reverse voltage multi-level inverter	87
5.10	Inverted Sine PWM technique: (a) Output voltage (b) Voltage THD(Total Harmonic Distortion) for modulation index of $m_a = 1$	88
5.11	Phase Disposition PWM technique: (a) Output voltage (b) Voltage THD (Total Harmonic Distortion) for modulation index of $m_a = 1$	89
5.12	Variable Frequency PWM technique: (a) Output voltage (b) Voltage THD (Total Harmonic Distortion) for modulation index of $m_a = 1$	90
5.13	Alternate Phase Opposition Disposition PWM technique: (a) Output voltage (b) Voltage THD (Total Harmonic Distortion) for modulation index of $m_a=1$	91
5.14	Carrier Overlapping PWM technique: (a) Output voltage (b) Voltage THD (Total Harmonic Distortion) for modulation index of $m_a = 1$	92

FIGURE NO.	TITLE	PAGE NO.
5.15	M_a (Modulation Index) vs Voltage THD	94
5.16	M_a (Modulation Index) vs Current THD	94
5.17	PDPWM Modulation control circuit	95
5.18	Pulses for Level generation unit switches	96
5.19	(a) Output voltage (b) Voltage THD (Total Harmonic Distortion) (c) Current THD (Total Harmonic Distortion) of proposed reverse voltage mutli-level inverter	97