

REFERENCES

1. Abdellatif Bellaonat & Mohamed I Elmasry 1996, 'Low power Digital VLSI Design Circuits and Systems', Kluwer Academic Publishers.
2. Abhijeet Dhanotiya & Vishal Sharma 2014, 'Power reduction in digital VLSI circuits', International journal of research in IT, Management and Engineering, vol. 4, issue. 6, pp. 13-23.
3. Abdul kalam Azad, MD, Rezwana Sharmeen Shabbir Ahmad & Kamruzzaman, SM 2005, 'An Efficient technique for text compression', International conference on information management and business, pp. 467-473.
4. Akl, CJ & Bayoumi, MA 2007, 'Transition skew coding A power and area efficient encoding technique for global on chip interconnects', IEEE Design Automation conference, pp. 696-701.
5. Akl, CJ & Bayoumi, MA 2008, 'Transition skew coding for global on chip interconnects', in IEEE Transaction on VLSI systems, vol. 16, no. 8, pp. 1091-1096.
6. Alish Preethi, A & Anjali Ramakrishnan 2015, 'A Survey on Data Compression Techniques in Wireless Sensor Network', SSRG International journal of electronics and communication engineering, vol. 2, issue 3, pp. 64-67.
7. Amit Singh Gaur & Jyoti Budakoti 2014, 'Energy Efficient Advanced Low Power CMOS Design to reduce power consumption in Deep Submicron Technologies in CMOS Circuit for VLSI Design', International Journal of Advanced Research in Computer and Communication Engineering , vol. 3, Issue 6, pp. 7000-7008.
8. Aravind Kumar & Anil Kumar Goyal 2012, 'Study of various Full Adders using Tanner EDA Tool', International journal of Computer Science And Technology, vol. 3, pp. 581-584.
9. Arti Joshi, Rishika Sethi & Purushottam kumawat 2014, 'Review of Electromagnetic failure, optimization techniques and stress prediction in Interconnect', IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) vol. 4, Issue 2, pp. 23-28.



10. Basant Kumar Mohantly & Sujit Kumar Patel 2014, 'Area delay power efficient carry select adder', IEEE Transactions on circuits and systems, vol. 61, no. 6, pp. 418-422.
11. Brahmabhatt, AR, Zhang, J, Wu, Q & Qiu, Q 2006, 'Adaptive low power bus encoding based on weighted code mapping', in Proceedings of IEEE international symposium on circuits and systems.
12. Brahmabhatt, AR, Zhang, J, Wu, Q & Qiu, Q 2006, 'Low power bus encoding using an adaptive hybrid algorithm', in Proceedings of the 43rd Annual conference on Design Automation, pp. 987-990.
13. Chandrakasan, AP, Sheng, S & Brodersen, RW 1999, 'Low Power CMOS Digital Design', IEEE Journal of Solid-state Circuits, vol. 27, no. 4, pp. 473-484.
14. Channegowda, C & Aswatha, AR 2013, 'Low power 1 bit full adder cell using modified pass transistor logic', International Journal of Computer Science and Information Technologies, vol. 4, no. 3, pp. 489-491.
15. David A Huffman 1952, 'A Method for the Construction of Minimum Redundancy Codes', Proceedings of the institute of Radio Engineers, vol. 9, no. 40, pp. 1098-1101.
16. Devendra Kumar Sharma, Brajesh Kumar Kaushik & Sharma, RK 2014, 'FDTD based transition time dependent crosstalk analysis for coupled RLC interconnects', Journal of semiconductors, vol. 35, no. 5, pp. 1-5.
17. Goh, W, Rofail, S & Yeo, K 2002, 'Low-Power Design: An Overview', Prentice Hall.
18. Gopala Krishnan, M & Rachelin Sujae, P 2014, 'System Design for Encoding and Decoding to Minimize the Crosstalk in VLSI Circuits', Middle-East Journal of Scientific Research, vol. 20, no. 12, pp. 2405-2411.
19. Haward, PG & Vitter, JS 1992, 'Analysis of arithmetic coding for data compression', Information processing and management, vol. 28, issue 6, pp. 749-763.
20. Hong, S, Chung, K, Narayanan, U & Kim, T 2000, 'Decomposition of bus invert coding for low power I/O', Journal of circuits systems and computers, vol. 10, no. 1-2, pp. 101-111.



21. Howard, PG & Vitter, JS 1992, 'Practical implementations of arithmetic coding Kluwer academic publishers', pp. 85-112.
22. Hyung-Ock Kim, Bong Hyun Lee, Jong-Tae Kim, Jung Yun Choi, Kyu-Myung Choi & Youngsoo Shin 2010, 'Supply switching with ground collapse for low – leakage register files in 65-nm CMOS', IEEE Transaction on VLSI systems, vol. 18, no. 3, pp. 505-509.
23. I-Chyn Wey, Chun-Hua Huang & Hwang-Cherng Chow 2002, 'A new Low voltage CMOS 1 bit full adder for high performance applications', Proceedings of IEEE Asia pacific conference, pp. 21- 24.
24. Jagadish H Pujar & Lohit M Kadlaskar 2010, 'A new lossless method of image Compression and decompression using Huffman coding techniques', Journal of Theoretical and Applied Information Technology, pp. 18-22.
25. Jer Min Jou & Pei-Yinchen 1999, 'A Fast and Efficient Lossless Data-Compression Method', IEEE Transactions on communications, vol. 47, no. 9, pp. 1278-1283.
26. Jorg Henkel & Haris Lekatsas 2001, 'Adaptive Address bus coding for low power deep sub-micron designs', Design Automation conference proceeding IEEE publication, pp. 744-749.
27. Kalyan, TV, Mutyam, M & Rao, PVS 2008, 'Exploiting variable cycle Transmission for energy efficient on chip interconnect design', in IEEE 21st international conference on VLSI design, pp. 235-240.
28. Kanchan G Suryawanshi & Deshmukh, AY 2015, 'Power Optimization of Combinational Quaternary Logic Circuits', International journal on recent and innovation trends in computing and communication, vol. 3, issue 2, pp. 735-740.
29. Kang, SM & Leblebici, Y 2003, CMOS Digital Integrated Circuits: Analysis and Design, Tata McGraw-Hill, New York, NY, USA.
30. Kanika Kaur & Arti Noor 2011, 'Strategies & Methodologies for low power VLSI designs', International journal of Advances in Engineering & Technology, vol. 1, no. 2, pp. 159-165.
31. Karunamoy Chatterjee & Subhashis Das 2012, 'A Novel method for analysis of power consumption in VLSI global interconnects', International journal of scientific and Research publications, vol. 2, issue 1, pp. 1-5.



32. Katugampola, UN 2012, 'A new technique for text data compression', International symposium on computer consumer and control, pp. 405-409.
33. Kazuo Yano, Sasaki, Y, Rikino, K & Seki, K 1996, 'Top-down pass-transistor logic design', IEEE Journal of Solid-State Circuits, vol. 31, no. 6, pp. 792-803.
34. Kishore Kumar, A, Somasundareswari, D, Duraisamy, V & Shunbaga Pradeepa, T 2011, 'Design of low power full adder using asynchronous adiabatic logic', European journal of scientific research, vol. 63, no. 3, pp. 358-363.
35. Ki-Wook Kim, Kwang Hyun Back, Naresh Shanbhag, CL, Liu & Sung Mo Kang 2000, 'Coupling driven signal encoding scheme for low power interface design', IEEE/ ACM International conference on computer aided design, pp. 318-321.
36. Kodituwakku, SR & Amarasinghe, US 2010, 'Comparison of Lossless Data Compression Algorithms for Text Data', Indian Journal of Computer Science and Engineering. vol. 1, no. 4, pp. 416-425.
37. Kumar Saurabh & Prashant Mani 2014, 'A Report on Low Power VLSI Circuit Design', International journal of engineering research and management technology, vol. 1, issue 1, pp. 178-184.
38. Lee, K, Lee, S & Yoo, H 2004, 'SILENT serialized low energy transmission coding for on-chip interconnection networks', in proceedings of the IEEE/ACM international conference on computer Aided design, pp. 448-451.
39. Lekatsas, H, Henkel, J & Wolf, W 2000, 'Code compression for low power embedded system design', in Proceedings of the 37th Design Automation Conference , pp. 294-299.
40. Lekatsas, H, Henkel, J & Wolf, W 2005, 'Approximate arithmetic coding for bus transition reduction in low power designs', IEEE Transactions on Very Large Scale Integration Systems, vol. 13, no. 6, pp. 696-706.
41. Lin Xie, Peiliang Qiu & Qinru Qiu 2005, 'Partitioned Bus Coding for Energy Reduction', Asia and south pacific Design Automation conference – ASP-DAC, pp. 1280-1283.



42. Lindkvist, T, Lofvenberg, J & Gustafsson, O 2004, 'Deep sub-micron bus invert coding', in Proceedings of the Sixth Nordic Signal Processing Symposium, pp. 133-136.
43. Madhu Mutyam 2007, 'Selective shielding A Crosstalk free bus coding technique', IEEE/ACM Conference on Computer aided design, pp. 618-621.
44. Madhu, M, Srinivas Murty, S & Kamakoti, V 2003, 'Dynamic coding Technique for Low-Power data bus', Proceedings of the. IEEE computer Society Annual Symposium on VLSI.
45. Malathi, SR & Ramya Asmi, R 2013, 'Reduction of Bus Transition for compressed code systems', International journal of VLSI design & Communication systems, vol. 4, no. 1, pp. 123- 134.
46. Massimo Alioto, Gaetano Palumbo & Massimo Poli 2006, 'Energy consumption in RC tree circuits', IEEE transaction on very large scale integration systems, vol. 14, no. 5, pp. 452- 461.
47. Menon, RV, Chennupati, S, Samala, NK, Radhakrishnan, D & Izadi, B 2004, 'Switching Activity Minimization in Combinational Logic Design', Proceedings of the International Conference on Embedded Systems and Applications, pp. 47-53.
48. Mohammed Al-laham & Ibrahiem MM El Emary 2007, 'Comparative Study between Various Algorithms of Data Compression Techniques', International Journal of Computer Science and Network Security, vol. 7, no. 4, pp. 281-290.
49. Mullainathan, SR & Ramkumar, S 2014, 'Switching reduction through data encoding techniques in NoC', Discovery, vol. 23, no. 76, pp. 38- 41.
50. Muroyama, M, Tarumi, K, Makiyama, K & Yasuura, H 2005, 'A variation aware low power coding methodology for tightly coupled buses', in proceedings of Asia and south pacific Design Automation Conference , pp. 557-560.
51. Nagendra Babu, G, Deepika Agarwal, Kaushik, BK & Manhas, SK 2012, 'Bus encoder for crosstalk avoidance in RLC modeled interconnects', International journal of VLSI design & Communication systems, vol. 3, no.2, pp. 29-39.



52. Nathanael Jacob, Priyanka Somvanshi & Rupali Tornekar 2012, 'Comparative Analysis of Lossless Text compression Techniques', International journal of computer applications, vol. 56, no. 3, pp. 17-21.
53. Naveen K Samala, Damu Radhakrishnan & Baback Izadi 2004, 'A Novel Deep Sub-micron Bus Coding for Low Energy', In Proceedings of the International Conference on Embedded Systems and Applications, pp. 25-30.
54. Neva Agarwala 2014, 'High speed CPL adder for digital biquad filter design', International journal of engineering research and general science, vol. 2, issue 5, pp. 18-25.
55. Nima Jafarzadeh, Maurizio Palesi, Ahmad Khademzadeh & Ali Afzali-Kusha 2014, 'Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip', IEEE Transactions On Very Large Scale Integration Systems, vol. 22, no. 3, pp. 675- 685.
56. Omar Adil Mahdi, Mazin Abed Mohammed & Ahmed Jasim Mohamed 2012, 'Implementing a Novel Approach an Convert Audio Compression to Text Coding via Hybrid Technique', IJCSI International Journal of Computer Science Issues, vol. 9, Issue 6, no. 3, pp. 53-59.
57. Padmapriya, K 2013, 'Low power bus encoding for deep sub Micron VLSI circuits', International journal of electrical and electronic engineering & telecommunications, vol. 2, no. 2, pp. 68-72.
58. Padmapriya, K 2013, 'Modified bus invert technique for low Power VLSI design in DSM technology', International journal of electrical and electronic engineering & telecommunications, vol. 2, no. 2, pp. 54-57.
59. Parameswar, A, Hara, H & Sakurai, T 1994, 'A high speed, low power, swing restored pass-transistor logic based multiply and accumulate circuit for multimedia applications', in Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 278-281.
60. Parameswar, A, Hara, H & Sakurai, T 1996, 'A swing restored pass-transistor logic-based multiply and accumulate circuit for multimedia applications', IEEE Journal of Solid-State Circuits, vol. 31, no. 6, pp. 804-809.



61. Pooja Jain, Anurag Jain & Chetan Agrawal 2015, 'Improving data compression ratio by the use of optimality of Lzw & adaptive Huffman algorithm', International Journal on Information Theory (IJIT), vol. 4, no. 1, pp. 11-19.
62. Pooja Jain, Zeeshan Khan & Anurag Jain, 2013, 'Data Compression Techniques: A Comparative Study', International Journal of Applied Research & Studies, vol. II, Issue 2, pp. 1-8.
63. Prabhakaran, K & Shenbagavelrajan, B 2015, 'Modified data encoding and Decoding scheme for data transmission Technique in NoC', International journal of research and science & technology, vol. 1, no. 1, pp. 340-348.
64. Praveer Saxena, Dinesh Chandra & Sampath Kumar, V 2011, 'Design of 1 bit full adder for low power applications', International journal of advanced engineering sciences and technologies, vol. 10, issue.1, pp. 19- 25.
65. Radhakrishnan, D 2001, ' Low voltage Low power CMOS full adder', IEEE proceedings on circuits devices systems, vol. 148, no. 1, pp. 19-24.
66. Radhakrishnan, D, Whitaker, SR & Maki, GK 1984, 'Formal design procedures for pass-transistor switching circuits', IEEE Journal of Solid-State Circuits, vol. 20, no. 2, pp. 531-536.
67. Rajinder Kaur & Monica Goyal 2013, 'A survey on the different text data Compression Technique', International journal of advanced Research in computer engineering and Technology, vol. 2, issue 2, pp. 711-71.
68. Ramkumar, B & Harish M Kittur 2012, ' Low power and area efficient carry select adder', IEEE transactions on Very large scale integration systems, vol. 20, issue 2, pp. 371-375.
69. Rexpline, SJ, Robert, L & Trujila Lobo 2013, 'Semi-Adaptive Substitution Coder for Lossless Text Compression', International Journal of Computer Applications vol. 80, no. 4, pp. 1-5.
70. Sainarayanan, KS, Ravindra, JVR, Kiran T Nath & Srinivas, MB 2006, 'Coding for minimizing energy in VLSI interconnects', The 18th International Conference on Microelectronics, pp. 166-169.



71. Sanjay Kumar Singh, BK, Kaushik, DS, Chauhan & Sampath Kumar 2013, 'Reduction of Sub threshold Leakage Current in MOS Transistors', World Applied Sciences Journal, vol. 25, no. 3, pp. 446-450.
72. Sathish, A, Madhavi Latha, M & Lalkishor, K 2011, 'An efficient switching activity reduction technique for on chip data bus', International Journal of Computer Science Issues, vol. 8, Issue 4, no. 2, pp. 407-413.
73. Sazzad Hossain. MD, Rashedul Hasan Rakib, MD, Motiur Rahman, MD, Delowar Hossain, ASM & Minul Hasan, MD 2011, 'A New design technique of reversible BCD adder based on NMOS with pass transistor gates', International journal of VLSI design & communication systems, vol. 2, no. 4, pp. 15-26.
74. Senthil Shanmugasundaram & Robert Lourdusamy 2011, 'A Comparative study of Text compression algorithm', International Journal of Wisdom Based Computing, vol. 1, no. 3, pp. 68-76.
75. Senthil, S & Robert, L 2011, 'Text compression algorithms - a comparative study', ictact journal on communication technology, vol. 02, Issue 04, pp. 444-451.
76. Shams, AM & Bayoumi, MA 1997, 'Structured approach for designing low power adders', in Proceedings of the 31st Asilomar Conference on Signals, Systems & Computers, vol. 1, pp. 757-761.
77. Shankaranarayana Bhat, M & Yogitha Jahnavi, D 2012, 'Universal rotate invert bus encoding for Low power VLSI', International Journal of VLSI design & Communication Systems (VLSICS) vol. 3, no. 4, pp. 97- 109.
78. Shannon, CE 1948, 'A Mathematical Theory of Communication', Bell Syst. Tech. J. vol. 27, pp. 398-403.
79. Shikha Singh & Sulochana Verma, V 2012, 'Crosstalk noise and delay reduction in VLSI interconnects', International journal of advanced technology&Engineering Research (IJATER), vol. 2, no. 2, pp. 105-109.
80. Sotiriadis, PP & Chandrakasan, A 2000, 'Low power bus coding techniques considering inter-wire capacitances', Proc. IEEE Custom Integrated Circuits Conference, pp. 507-510.



81. Stan, MR & Burleson, WP 1995, 'Bus- Invert coding for low power I/O', IEEE Trans. On VLSI, vol. 3, pp. 49-58.
82. Storer, J & Szymanski, TG 1982, 'Data compression via textual substitution', Journal of the ACM 29, pp. 928-951.
83. Sumant Ramprasad, Naresh R Shanbhag & Ibrahim N Hajj 1999, 'A Coding frame work for low power address and data busses', IEEE Transactions on very large scale integration systems, vol. 7, no. 2, pp. 212-221.
84. Sunil Gavaskar Reddy, Y & Rajendra Prasad, VVGS 2011, 'Power comparison of CMOS and adiabatic full adder circuits', International journal of scientific & Engineering research, vol. 2, issue 9, pp. 1-5.
85. Syed Saleem & Maheswara Reddy, A 2014, 'A VLSI Implementation of Fast Addition Using an Efficient CSLAs Architecture', International Journal of Innovative Research in Computer and Communication Engineering, vol. 2, issue 4, pp. 137-147.
86. Uming Ko, Balsara, PT & Lee, W 1995, 'Low-power design techniques for high-performance CMOS adders', IEEE Transactions On Very Large Scale Integration (VLSI) Systems, vol. 3, no. 2, pp. 327-333.
87. Uyemura, JP 2002, 'Introduction to VLSI Circuits and Systems', John Wiley & Sons, New York, NY, USA.
88. Venkata Siva Reddy, K & Venkataiah, C 2012, 'Design of adder in multiple logic style for low power VLSI', International journal of computer trends and technology, vol. 31, issue 3, pp. 475-481.
89. Venkateswara Rao, J & Tilak, AVN 2011, 'A Bus encoding to reduce crosstalk noise Effect in system on chip', International Journal of VLSI design & Communication Systems (VLSICS) vol. 2, no. 2, pp. 110-117.
90. Verma, SK & Kaushik, BK 2010, 'Encoding schemes for reduction of power dissipation, crosstalk and delay in VLSI interconnects: A Review', International journal of Recent trends in Engineering and technology, vol. 3, no. 4, pp. 74- 79.
91. Verma, SK & Kaushik, BK 2012, 'A bus coding method for crosstalk and power reduction in RC coupled VLSI interconnects', International journal of VLSI design & Communication systems, vol. 3, no. 2, pp.



92. Verma, SK & Kaushik, BK 2013, 'Crosstalk reduction using bus encoding in RLC modeled interconnects', European journal of scientific Research, vol. 110, no.1, pp. 106-118.
93. Vijay Sundararajan & Keshab K Parhi 2000, 'Reducing bus transition activity by limited weight coding with codeword slimming', Proceedings of the 10th great lakes symposium on VLSI, pp. 13- 16.
94. Vikas Singla, Rakesh Singla & Sandeep Gupta 2008, 'Data Compression Modeling Huffman and Arithmetic', International Journal of The Computer, the Internet and Management vol. 16, no. 3, pp. 64-68.
95. Welch, TA 1984, 'A technique for high-performance data compression', IEEE Computer, vol. 17, pp. 8-19.
96. Weste, N & Eshraghian, K 1993, 'Principles of CMOS VLSI Design: A System Perspective', Addison-Wesley, Reading, Mass, USA.
97. Weste, N & Harris, D 2005, CMOS VLSI Design, Pearson Wesley.
98. Wolfe, A & Chanin, A 1992, 'Executing compressed programs on an embedded RISC architecture', in Proceedings of the 25th Annual International Symposium on Microarchitecture , pp. 81-91.
99. Written, IH, Neal, RM & John G Cleary 1987, 'Arithmetic coding for Data compression', Communications of ACM, vol. 30, no. 6, pp. 520-540.
100. Xiaoke Qin, Chetan Muthry & Prabhat Mishra 2011, ' Decoding-Aware Compression of FPGA Bit streams', IEEE Transactions on very large scale Integration (VLSI) systems, vol. 19, no. 3, pp. 411-419.
101. Yan Zhang, John Lach, Kevin Skadran & Mircea R Stan 2002, 'Odd /Even bus invert with Two-phase transfer for buses with coupling', International Symposium on Low Power Electronics and Design, pp. 80-83.
102. Yano, K, Yamanaka, T, Nishida, T, Saito, M, Shimohigashi, K & Shimizu, A 1990, 'A 3.8-ns CMOS 16-b multiplier using complementary pass-transistor logic', IEEE Journal of Solid- State Circuits, vol. 25, pp. 388-395.
103. Yoo, S & Choi, K 1999, 'Interleaving partial bus invert coding for low power reconfiguration of FPGAs', in proceedings of the 6th International conference on VLSI and CAD, pp. 549-552.



104. Young Chul Kim & Young Jin Lee 2013, 'Power effective bus encoding scheme with no crosstalk and minimized bus Transition', International journal of control and automation, vol. 6, no. 4, pp. 1-10.
105. Youngsoo Shin & Junghyup Lee 2006, 'Power analysis of VLSI interconnect with RLC tree models and model reduction', Journal of circuits systems and computers, vol. 15, no. 3, pp. 399-408.
106. Youngsoo Shin & Takayasu Sakurai 2002, 'Power distribution analysis of VLSI interconnects using model order reduction', IEEE Transactions of Computer aided design of integrated circuits and systems, vol. 21, no. 6, pp. 739-745.
107. Youngsoo Shin, Soo-Ik Chae & Kiyong Choi 2001, 'Partial Bus-Invert Coding for Power Optimization of Application-Specific Systems', IEEE Transactions On Very Large Scale Integration Systems, vol. 9, no. 2, pp. 377-383.
108. Zimmermann, R & Fichtner, W 1997, 'Low-Power Logic Styles: CMOS versus Pass-Transistor Logic', IEEE Journal of Solid State Circuits, vol. 32, no. 7.
109. Zirrapeter Buba & Gregory Maksha Wajiga 2011, 'Radical Data Compression Algorithm Using Factorization', International Journal of Computer Science and Security, vol. 5, Issue 2, pp. 221-226.
110. Ziv, J & Lempel, A 1977, 'A Universal Algorithm for Sequential Data Compression', IEEE Transactions on Information Theory vol. 23, no. 3, pp. 337-342.
111. Ziv, J & Lempel, A 1978, 'Compression of Individual Sequences via Variable-Rate Coding', IEEE Transactions on Information Theory vol. 24, no. 5, pp. 530-536.

