Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/118240
Title: OSynthesis and simulationf novel multi valued logic processor architecture
Researcher: Narkhede Satish Sudhakar
Guide(s): Chaudhari, B. S.and Kharate, G. K.
Keywords: Engineering
Electronics and Telecommunication Engineering
Synthesis and simulation
Logic processor architecture
University: Savitribai Phule Pune University
Completed Date: February 2016
Abstract: newline
Pagination: 
URI: http://hdl.handle.net/10603/118240
Appears in Departments:Matoshri College of Engineering & Research Center, Nashik

Files in This Item:
File Description SizeFormat 
01_title.pdfAttached File87.8 kBAdobe PDFView/Open
02_certificate.pdf11.57 kBAdobe PDFView/Open
03_declaration.pdf9.29 kBAdobe PDFView/Open
04-acknowledgement.pdf10.91 kBAdobe PDFView/Open
05_contents.pdf16.97 kBAdobe PDFView/Open
06_abstract.pdf14.46 kBAdobe PDFView/Open
07_list_of_figures.pdf18.16 kBAdobe PDFView/Open
08_list_of_tables.pdf12.37 kBAdobe PDFView/Open
09_abbreviaions.pdf9.16 kBAdobe PDFView/Open
10_publications.pdf11.73 kBAdobe PDFView/Open
11_references.pdf65.7 kBAdobe PDFView/Open
12_chapter1.pdf128.95 kBAdobe PDFView/Open
13_chapter2.pdf486.3 kBAdobe PDFView/Open
14_chapter3.pdf1.16 MBAdobe PDFView/Open
15-chapter4.pdf1.5 MBAdobe PDFView/Open
16_chapter5.pdf2.04 MBAdobe PDFView/Open
17_conclusions.pdf27.59 kBAdobe PDFView/Open


Items in Shodhganga are protected by copyright, with all rights reserved, unless otherwise indicated.