Chapter 2

Shunt Active Power Filter

In the recent years of development the requirement of harmonic and reactive power has developed, causing power quality problems. Many power electronic converters are used in industries as well as in domestic purpose. The power converter loads offer highly nonlinear characteristic in their input currents. These currents drawn by power converters have a wide spectrum that includes: fundamental reactive power, third, fifth, seventh, eleventh and thirteenth harmonics in large quantities and other higher frequency harmonic are in small percentage. These currents at the consumer bus further distort the voltage spectrum thus becoming troublesome problems in AC power lines. As passive power filters doesn’t reaches the desired performance a power electronic solution has emerged. Most of the common loads that can be watched in daily life at industries are balanced three phase loads and single-phase loads with different loading on them making the system unbalance.

This chapter basically deals with the modeling and investigation of shunt active power filter for compensation of harmonics and reactive power. Designs of different parameters like power circuit, control circuit, control strategies, EMI / Ripple filters are discussed. The three leg topology shown in fig 2.1 is basically used for three-phase balanced loads.

![Fig 2.1 Three leg topology of shunt active power filter](image-url)
2.1 **Basic compensation principle of STATCOM**

The shunt active power filter, with a self controlled dc bus, has a topology similar to that of a static compensator (STATCOM) used for reactive power compensation in power transmission systems. Shunt active power filters compensate load current harmonics by injecting equal but opposite harmonic compensating current. In this case the shunt active power filter operates as a current source injecting the harmonic components generated by the load but phase shifted by 180°. Fig 2.2 shows the connection of a shunt active power filter and Fig 2.3 shows how active power filter works to compensate the load harmonic currents[4].

![Fig 2.2 Shunt power filter topology](image)
Fig 2.3 Filter current $I_F$ generated to compensate load current harmonics

Fig 2.4 shows the basic compensation principle of shunt active power filter. A voltage source inverter (VSI) is used as the shunt active power filter[10]. This is controlled so as to draw or supply a compensating current $I_c$ from or to the utility, such that it cancels current harmonics on the AC side i.e. this active power filter (APF) generates the nonlinearities opposite to the load nonlinearities. Fig 2.5 shows the different waveforms i.e. the load current, desired source current and the compensating current injected by the shunt active power filter which contains all the harmonics, to make the source current purely sinusoidal. This is the basic principle of shunt active power filter to eliminate the current harmonics and to compensate the reactive power.

Fig 2.4 Basic compensation principle
2.2 Power Flow for Ideal Compensation

Fig 2.6 shows the single line diagram of the shunt active power filter showing power flow for ideal compensation.

\[ P_L = P_f + P_h \]
\[ Q_L = Q_f + Q_h \]

\[ P_c = P_h - P_{loss} \]
\[ Q_c = Q_f + Q_h \]

Total instantaneous power drawn by the nonlinear load can be represented as:

\[ p_L(t) = p_f(t) + p_r(t) + p_h(t) \]

Where,

- \( p_f(t) \) - instantaneous fundamental (real) power absorbed by the load,
- \( p_r(t) \) – instantaneous reactive power drawn by the load, and
p_h(t) – instantaneous harmonic power drawn by the load. In order to achieve unity power factor operation and drawing sinusoidal currents from the utility, active power filter must supply all the reactive and harmonics power demand of the load. At the same time, active filter will draw real component of power (P_{Loss}) from the utility, to supply switching losses and to maintain the DC link voltage unchanged.

Hence for the ideal compensation following conditions should be fulfilled –

Real power supplied by the source \( P_s = P_f + P_{loss} \)
Real power drawn by the load \( P_L = P_f + P_h \)
Real power supplied by the active filter \( P_c = P_h - P_{Loss} \)

Where,

\( P_L, P_f, P_h \) – are the total real power, fundamental real power and harmonic real power demand of the load.

\( Q_L, Q_f, Q_h \) – are the total reactive power, fundamental reactive power and harmonic reactive power demand of the load, and

\( P_c, P_{Loss} \) – are the total power supplied and loss component of the active power filter.

**2.3 Estimation of Reference Source Current**

From the single line diagram shown in fig 2.3

\[ i_s(t) = i_L(t) + i_c(t) \]  \hspace{1cm} (2.1)

Where, \( i_s(t), i_L(t), i_c(t) \) are the instantaneous value of source current, load current and the filter current.

And the utility voltage is given by

\[ v_s(t) = V_m \sin \omega t \]  \hspace{1cm} (2.2)

Where, \( v_s(t) \) – is the instantaneous value of the source voltage, and

\( V_m \) - is the peak value of the source voltage.

If non-linear load is connected then the load current will have a fundamental component and the harmonic components which can be represented as –
\[ i_L(t) = \sum_{n=1}^{\infty} I_n \sin(n\omega t + \phi_n) \]

\[ = I_1 \sin(\omega t + \phi_1) + \sum_{n=2}^{\infty} I_n \sin(n\omega t + \phi_n) \quad (2.3) \]

Where, \( I_1 \) and \( \phi_1 \) are the amplitude of the fundamental current and its angle with respect to the fundamental voltage, and \( I_n \) and \( \phi_n \) are the amplitude of the \( n \)th harmonic current and its angle.

Instantaneous load power \( p_c(t) \) can be expressed as –

\[ p_c(t) = v_s(t) i_s(t) \]

\[ = V_m \sin \omega t \ I_1 \sin(\omega t + \phi_1) + V_m \sin \omega t \sum_{n=2}^{\infty} I_n \sin(n\omega t + \phi_n) \]

\[ = V_m \sin \omega t \ (I_1 \sin \phi_1 + I_1 \cos \omega t \sin \phi_1) \]

\[ + V_m \sin \omega t \sum_{n=2}^{\infty} I_n \sin(n\omega t + \phi_n) \]

\[ = V_m I_1 \sin 2\omega t \cos \phi + V_m I_1 \sin \omega t \cos \omega t \sin \phi_1 \]

\[ + V_m \sin \omega t \sum_{n=2}^{\infty} I_n \sin(n\omega t + \phi_n) \]

\[ = p_r(t) + p_r(t) + p_h(t) \quad (2.4) \]

\[ = p_r(t) + p_c(t) \quad (2.5) \]

In the equation (2.4) the term \( p_r(t) \) is the real power (fundamental), the term \( p_r(t) \) represents the reactive power and the term \( p_h(t) \) represents the harmonic power drawn by the load. For ideal compensation only the real power (fundamental) should be supplied by the source while all other power components (reactive and the harmonic) should be supplied by the active power filters i.e. \( p_c(t) = p_r(t) + p_h(t) \)

Current supplied by the source is determined from the following equations:

Since

\[ p_r(t) = V_m I_1 \sin 2\omega t \cos \phi \]

\[ = v_s(t) i_s(t) \]

i.e.

\[ i_s(t) = p_r(t) / v_s(t) \]

\[ = I_1 \cos \phi_1 \sin \omega t \]

27
Where,

\[ I_{sm} = I_1 \cos \phi \]

Also, there are some switching losses in the inverter. Therefore, the utility must supply a small overhead for the capacitor leaking and inverter switching losses in addition to the real power of the load.

Hence, total peak current supplied by the source

\[ I_{\text{max}} = I_{\text{sm}} + I_{\text{L}} \]

Where \( I_{\text{L}} \) is the loss component of current drawn from the source.

If active power filter provide the total reactive and harmonic power, then \( i_s(t) \) will be in phase with the utility and pure sinusoidal. At this time, the active filter must provide the following compensation current:

\[ I_{c}(t) = I_{L}(t) - i_s(t) \]

Hence, for the accurate and instantaneous compensation of reactive and harmonic power it is very necessary to calculate the accurate value of the instantaneous current supplied by the source,

\[ i_s(t) = I_{\text{max}} \sin \omega t \]

The peak value of the reference current \( I_{\text{max}} \) can be estimated by controlling the DC link voltage. The ideal compensation requires the mains current to be sinusoidal and in phase with the source voltage irrespective of load current nature. The desired source currents after compensation can be given as

\[ I_{sa}^* = I_{\text{max}} \sin \omega t \]
\[ I_{sa}^* = I_{\text{max}} \sin(\omega t - 2\pi / 3) \]
\[ I_{sa}^* = I_{\text{max}} \sin(\omega t - 4\pi / 3) \]

Where \( I_{\text{max}} = I_1 \cos \phi + I_{\text{L}} \) is the amplitude of the desired source currents. The phase angles can be obtained from the source voltages. Hence, the waveform and phases of the source currents are known and only the magnitude of the source currents needs to be determined.
The peak value or the reference current $I_{\text{max}}$ is estimated by regulating the DC link voltage of the inverter. This DC link voltage is compared by a reference value and the error is processed in a PI controller. The output of the PI controller is considered as the amplitude of the desired source currents and the reference currents are estimated by multiplying this peak value with the unit sine vectors in phase with the source voltages.

### 2.4 Role of DC Link Capacitor

The DC link capacitor mainly serves two purposes-

i) It maintains almost a constant DC voltage

ii) It serves as an energy storage element to supply real power difference between load and source during transients.

In steady state the real power supplied by the source should be equal to the real power demand of the load plus some small power to compensate the losses in the active filter. Thus the DC link voltage can be maintained at a reference value.

However, when the load condition changes the real power balance between the mains and the load will be disturbed. This real power difference is to be compensated by the DC link capacitor. This changes the DC link voltage away from the reference voltage. In order to keep the satisfactory operation of the active filter the peak value of the reference current must be adjusted to proportionally change the real power drawn from the source.

This real power charged/discharged by the capacitor compensates the real power consumed by the load. If the dc link voltage is recovered and attains the reference voltage the real power supplied by the source is supposed to be equal to that consumed by the load and also the losses.

Thus the peak value of the reference source current can be obtained by regulating the average voltage of the DC link capacitor. A smaller DC link voltage than the reference voltage means that the real power supplied by the source is not enough to supply load demand. Therefore the source current (i.e. the real power drawn from the source) needs to be increased. While a larger DC link voltage than the reference voltage tries to decrease
the reference source current. This change in capacitor voltage is verified from the simulation results shown later in this thesis.

The real/reactive power injection may result ripples in the DC link voltage. A low pass filter is generally used to filter these ripples, which introduce a finite delay. To avoid the use of this low pass filter the capacitor voltage is sampled at the zero crossing of the source voltages. A continuously changing reference current makes the compensation non-instantaneous during transient. To make the compensation instantaneous it is proposed to sample this voltage at the zero crossing (positive going) of one of the phase voltage. It makes the compensation instantaneous in single phase systems, but not in three phase systems. Also, sampling only once in a cycle as compared to six times in a cycle has a little higher DC capacitor voltage rise/dip during transients. Hence capacitor voltage sampling at zero crossing of the voltages (six times in a cycle) is preferred here.

2.5 Proposed Control Scheme of STATCOM

The control scheme mainly comprises three parts which are- a PI controller, a three phase sine wave generator and the generation of switching signals. The peak value or the reference currents is estimated by regulating the DC link voltage. The actual capacitor voltage is compared with a predefined reference value. The error signal is then processed in a PI controller, which contributes to zero steady state error in tracking the reference current signal. The output or the PI controller is considered as peak value of the supply current \( I_{\text{max}} \), which is composed of two components. One is the fundamental active power component of load current and other is the loss component of the active power filter, to maintain average capacitor voltage to a constant value (i.e. \( I_{\text{max}} = I_{\text{am}} + I_{\text{sL}} \)).

Peak value of the current \( I_{\text{max}} \) so obtained is multiplied by the unit sine vectors in phase with the source voltages to obtain the reference compensating currents. Three phase reference current templates can be detected by using only one voltage sensor followed by a sine wave generator for generating a sinusoidal signal of unity amplitude, and in phase of mains voltages. It is multiplied by the output of the PI controller to obtain the reference current of phase ‘A’. The other two phase reference currents can be obtained by
a 120° phase shifter. In this way the desired reference currents can be obtained which is balanced and sinusoidal, irrespective of the distorted mains. These estimated reference currents and the sensed actual source currents are given to a hysteresis controller to generate the switching signals for the inverter. The difference of the reference current template and the actual current decides the operation or the switches. To increase the current of a particular phase the lower switch of the inverter if that particular phase is turned on while to decrease the current the upper switch of the respective phase is turned on. A lockout delay can be given between the switching of the upper and the lower device to avoid the shoot through problem. These switching signals after proper isolation and amplification should be given to the switching devices. Due to these switching actions a current flows through the inductor to compensate the harmonic current and reactive power of the load so that only active power is drawn from the source.

### 2.5.1 Design of DC Link Capacitor

In this scheme the role of the DC link capacitor is to absorb/supply real power demand of the load during transient. Hence the design of the DC link capacitor is based on the principle of instantaneous power flow. Equalizing the instantaneous power flow on the DC and AC side of the inverter considering only fundamental component

\[ V_{dc} I_{dc} = v_{ca}(t) i_{ca}(t) + v_{cb}(t) i_{cb}(t) + v_{cc}(t) i_{cc}(t) \]  

(2.11)

Assuming that three phase quantities are displaced by 120° with respect to each other, \( \phi \) is the phase angle by which the phase current lags the inverter phase voltage, and \( \sqrt{2} V_c \) and \( \sqrt{2} I_c \) are the amplitudes of the phase voltage and current, respectively of the input side of the inverter

\[ V_{dc} I_{dc} = 2V_{ca} I_{ca} \sin (\omega_1 t \sin (\omega_1 t - \phi_a)) + 2V_{cb} I_{cb} \sin (\omega_1 t - 120^0) \] 

\[ \sin (\omega_1 t - 120^0 - \phi_b) + 2V_{cc} I_{cc} \sin (\omega_1 t + 120^0) \sin (\omega_1 t + 120^0 - \phi_c) \]  

(2.12)

**Case I:** If the three phase system is balanced-

Then,

\[ V_{ca} = V_{cb} = V_{cc} = V_c \]

\[ I_{ca} = I_{cb} = I_{cc} = I_c \], and

\[ \phi_a = \phi_b = \phi_c = \phi \]
Hence,

\[ V_{dc} I_{dc} = 3 V_c I_c \cos \phi \]  \hspace{1cm} (2.13)

i.e. the DC side capacitor voltage is a DC quantity and ripple free. However, it consists of high frequency switching components, which have a negligible effect on the capacitor voltage.

**Case II:** If the three phase system is unbalanced-

\[ V_{dc} I_{dc} = (V_{ca} I_{ca} \cos \phi_a + V_{cb} I_{cb} \cos \phi_b + V_{cc} I_{cc} \cos \phi_c) - [V_{ca} I_{ca} \cos (2\omega_1 t \phi_a) + V_{cb} I_{cb} \cos (2\omega_1 t - 240^0 - \phi_b) + V_{cc} I_{cc} \cos (2\omega_1 t + 240^0 - \phi_c)] \]

\[ = (V_{cq} I_{cq} \cos \phi_q + V_{cd} I_{cd} \cos \phi_d) + [V_{cq} I_{cq} \cos (2\omega_1 t - \phi_q) + V_{cd} I_{cd} \cos (2\omega_1 t - \phi_d)] \]  \hspace{1cm} (2.14)

The above equation shows that the first term is a dc component, which is responsible for the power transfer from dc side to the AC side. Here it is responsible for the loss component of the inverter and to maintain the DC side capacitor voltage constant. Hence the proposed active power filter supplies this loss component. The second term contains a sinusoidal component at twice the fundamental frequency (second harmonic power) that the active power filter has to compensate. This ac term will cause the second harmonic voltage ripple superimposed on the DC side capacitor voltage.

The peak to peak ripple voltage is given by –

\[ V_{pp} = \pi I_{pp} * X_c \]

\[ = (\pi I_{pp}) / (\omega C_f) \]  \hspace{1cm} (2.15)

Where, \( I_{pp} \) is the peak to peak second harmonic ripple of the DC side current. Assuming that \( V_{pp} \) is much less than \( V_{dc} \) then using equations (2.14) and (2.15) the maximum value of the \( V_{pp} \) can be obtained as –

\[ V_{pp} = (\pi I_{c1, rated}) / (\sqrt{3} \omega C_f) \]  \hspace{1cm} (2.16)

Which occurs at the extreme case, for example \( \phi_q = \phi_d = \pi \), \( V_{cq} = V_{cd} = V_{dc}/2 \), and \( I_{cq} = 0 \).

**Case III:** Since the total load power is sum of the source power and compensator power (i.e. \( P_L = P_c + P_s \)), so that when load change takes place, the changed load power must be absorbed by the active power filter and the utility.

i.e. \[ \Delta P_L = \Delta P_c + \Delta P_s \]  \hspace{1cm} (2.17)
Due to the term $\Delta P_c$ there will be fluctuations in the DC link voltage. The magnitude of this voltage fluctuation depends on the closed loop response, and can be made smaller by a suitable design of controller parameters.

Hence selection of capacitor value $C_f$ can be governed by reducing the voltage ripple. As per the specification of $V_{pp, max}$ and $I_{c1, \text{rated}}$ the value of the capacitor can be found from the following equation –

$$C_f = \frac{(\pi \cdot I_{c1, \text{rated}})}{\left(\frac{\sqrt{3}}{3} \omega \cdot V_{pp, max}\right)}$$

(2.18)

It is observed that the value of $C_f$ depends on the maximum possible variation in load and not on the steady state value of the load current. Hence, proper forecasting in the load variation reduces the value of $C_f$.

### 2.5.2 Selection of Reference Capacitor Voltage

The reference value of the capacitor voltage $V_{dc, ref}$ is selected mainly on the basis of reactive power compensation capability. For satisfactory operation the magnitude of $V_{dc, ref}$ should be higher than the magnitude of the source voltage $V_s$. By suitable operation of switches a voltage $V_c$ having fundamental component $V_{c1}$ is generated at the ac side of the inverter. This results in flow of fundamental component of source current $I_{s1}$ as shown in fig 2.7. The phasor diagram for $V_{c1}>V_s$ representing the reactive power flow is also shown in this figure. In this $I_{s1}$ represent fundamental component [24].
Let us consider that the load is drawing a current $I_{L1}$, which lags the source voltage by an angle $\phi$ and the utility voltage is sinusoidal and given by –

$$V_s = V_m \sin \omega t$$  

(2.19)

As per the compensation principle active power filter adjusts the current $I_{c1}$ to compensate the reactive power of the load. In order to maintain $I_{s1}$ in phase with $V_s$, active filter should compensate all the fundamental reactive power of the load. The vector diagram represents the reactive power flow in which $I_{s1}$ is in phase with $V_s$ and $I_{c1}$ is orthogonal to it.

Form the vector diagram

$$V_{c1} = V_s + j\omega L_f I_{c1}$$  

(2.20)

i.e. to know $V_{c1}$ it is necessary to know $I_{c1}$

$$I_{c1} = \frac{V_{c1} - V_s}{\omega L_f}$$

$$= \frac{V_{c1}}{\omega L_f} \left(1 - \frac{V_s}{V_{c1}}\right)$$  

(2.21)

Now the three phase reactive power delivered from the active power filter can be calculated from the vector diagram as –

$$Q_{c1} = Q_{L1} = 3 V_s I_{c1}$$

$$= 3 V_s \frac{V_{c1}}{\omega L_f} \left(1 - \frac{V_s}{V_{c1}}\right)$$  

(2.22)

From these equations

If $V_{c1} > V_s$, $Q_{c1}$ is positive, and

If $V_{c1} < V_s$, $Q_{c1}$ is negative.

i.e. active power filter can compensate the lagging reactive power from utility only when $V_{c1} > V_s$. For $V_{c1} < V_s$, it will draw reactive power from the utility. The upper limit of $V_{c1}$ is calculated on the basis of maximum capacity of the active power filter determined as–

Maximum capacity of the active filter can be obtained by equating

$$\frac{dQ_{c1}}{dV_s} = 0$$

i.e.

$$\frac{d}{dV_s} \left(\frac{3V_s V_{c1}}{\omega L_f} - \frac{3V_s^2}{\omega L_f}\right) = 0$$
or \[ V_{c1} = 2V_s \] (2.23)
i.e. the active power filter can supply maximum reactive power when \( V_{c1} = 2V_s \). The maximum capacity can be obtained by putting \( V_{c1} = 2V_s \) in the equation (2.22)

\[ Q_{c1,\text{max}} = \frac{3V_s^2}{\omega L_f} \] (2.24)

Hence, the \( V_{c1} \) (and \( V_{dc} \)) must be set according to the capacity requirement of the system. From above discussion the range of the \( V_{c1} \) can be given as –

\[ V_s < V_{c1} \leq 2V_s \] (2.25)

Larger \( V_{c1} \) means higher \( V_{dc} \) and thus higher voltage stress on the switches.

If the inverter is assumed to operate in the linear modulation mode i.e. modulation index varies between 0 and 1, then the amplitude modulation index is given by:

\[ m_a = \frac{2\sqrt{2}V_{c1}}{V_{dc}} \] (2.26)

And the value of \( V_{dc} \) is taken as

\[ V_{dc} = 2\sqrt{2} \ V_{c1} \] (2.27)

### 2.5.3 Selection of Filter Inductor \( L_f \)

As the DC link capacitor is used as an energy source, the output of the inverter is the voltage that has to be filtered by an inductance or a high order filter to limit the level of the ripple current. The filter inductor is used to attenuate the ripple of the inverter current caused by the switching of the inverter. Hence the design of filter inductor is based on the principle of harmonic current reduction.

For the PWM converter operating in linear modulation mode the maximum harmonic voltage occurs at the frequency \( m_f \omega \). Where \( m_f \) is the frequency modulation ratio of the converter. Considering only this maximum harmonic content the ripple current of the converter is given by-

\[ I_{ch} \cong I_{ch}(m_f \cdot \omega) = \frac{V_{ch}(m_f \cdot \omega)}{m_f \cdot \omega L_f} \] (2.28)

For the quantitative representation the ratio of \( I_{ch} \) and \( I_{c1, \text{rated}} \) is defined as the Ripple Attenuation Factor (RAF) as –
RAF = \frac{I_{ch}}{I_{c1,\text{rated}}} \quad (2.29)

Where \( I_{c1,\text{rated}} \) is the rated value of the fundamental component of the active filter current \( i_{c1} \), which can be determined from equation (2.22).

\[
Q_{L1} = Q_{c1} = 3V_s I_{c1} = 3V_s \frac{V_{c1}}{0L_f \left(1-\frac{V_s}{V_{c1}}\right)}
\]

i.e.

\[
I_{c1, \text{rated}} = \frac{Q_{c1}}{3V_{s,\text{rated}}} \cong \frac{Q_{c1, \text{rated}}}{3V_{s,\text{rated}}} \quad (2.30)
\]

\( V_{dc, \text{ref}} \) and \( L_f \) can be selected by solving the equations (2.22) and (2.28) simultaneously.

### 2.5.4 Design of PI controller

The controller used is the discrete PI controller that takes in the reference voltage and the actual voltage and gives the maximum value of the reference current depending on the error in the reference and the actual values. The mathematical equations for the discrete PI controller are:

The voltage error \( V(n) \) is given as:

\[ V(n) = V(n)^* - V(n) \]

The output of the PI controller at the nth instant is given as:

\[ I(n) = I(n-1) + K_p [V(n) - V(n-1)] + K_i V(n) \]

The real/reactive power injection may result in the ripples in the DC link voltage. The magnitude of these voltage ripples is insignificant for the compensation of linear load, but it is significant for compensation of non-linear loads. When the DC link voltage is sensed and compared with the reference capacitor voltage, to estimate the reference current, the compensated source current will also have sixth harmonic distortion for three-phase system and second harmonic distortion for single-phase system. A low pass filter is generally used to filter these ripples which introduce a finite delay and affect the transient response. To avoid the use of this low pass filter the capacitor voltage is sampled at the zero crossing of the source voltages.
2.5.5 Hysteresis Controller

With the hysteresis control, limit bands are set on either side of a signal representing the desired output waveform. The inverter switches are operated as the generated signals within limits. Hysteresis-band PWM is basically an instantaneous feedback control method of PWM where the actual signal continually tracks the command signal within a hysteresis band. Fig 2.8 shows the operation principle of hysteresis-band PWM for a half bridge inverter. The control circuit generates the sine reference signal wave of desired magnitude and frequency, and it is compared with the actual signal. As the signal exceeds a prescribed hysteresis band, the upper switch in the half-bridge is turned OFF and the lower switch is turned ON. As a result the output transits from $+0.5V_{dc}$ to $-0.5V_{dc}$ and the signal start to decay. As the signal crosses the lower limit, the lower switch is turned OFF and the upper switch is turned ON. A lock-out time ($t_d$) is provided at each transition to prevent a shoot-through fault. The actual signal wave is thus forced to track the sine reference wave within the hysteresis band limits.

![Fig 2.8 Basic principle of hysteresis band control](image)

*Fig 2.8 Basic principle of hysteresis band control*
Assuming two-level operation of the inverter, the voltage appearing across the filter inductance \( L_f \) is the difference between instantaneous ac supply voltage \( V_s \) and the inverter output voltage \( V_{c1} \). The rate of change of inductor current is then given by

\[
\frac{di}{dt} = \frac{V_s \pm V_{m} \sin(\omega t)}{L_f}
\]  

Making assumption that the ac supply does not change during a cycle of switch operations, the time taken \( t_m \) taken to cross a dead band is

\[
t_m = \frac{L \Delta I}{V_{c1} - V_{c1} \sin(\omega t)}
\]

The crossing times are, thus, functions of the instantaneous ac supply and if the dead band has a proportional element, of the magnitude of the current demanded. The switching frequency \( f_{sw} \) is, therefore variable. Combining above two equations (2.31) and (2.32) to obtain the switching period, and inverting, gives

\[
f_{sw} = \frac{V_{c1}^2 - V_{c1}^2 \sin^2(\omega t)}{2L \Delta IV_c}
\]

As the ratio \( V_{c1} / V_{s1} \) is increased, the effect of supply voltage upon frequency is reduced but the inductance required supplying any necessary \( \frac{di}{dt} \) increases. Power devices ratings must also be increased. In practical active filter systems, variable frequency operation makes compliance with EMI regulations more difficult since the frequency of the dominant switching frequency ripple current is no longer known, which, are two major disadvantages of hysteresis current control applying to application of APF.

### 2.6 Proposed Control block of STATCOM

A low pass filter is generally used to filter these ripples which introduce a finite delay and affect the transient response. To avoid the use of this low pass filter the capacitor voltage is sampled at the zero crossing of the source voltages. With the hysteresis control, limit bands are set on either side of a signal representing the desired output waveform [6]. The inverter switches are operated as the generated signals within limits. The control circuit generates the sine reference signal wave of desired magnitude and frequency, and it is
compared with the actual signal. As the signal exceeds a prescribed hysteresis band, the upper switch in the half-bridge is turned OFF and the lower switch is turned ON. As the signal crosses the lower limit, the lower switch is turned OFF and the upper switch is turned ON. The actual signal wave is thus forced to track the sine reference wave within the hysteresis band limits [22,27].

![Control block diagram for STATCOM](image)

**Fig 2.9** Control block diagram for STATCOM

### 2.7 Operation of Proposed Simulation Model

The operation of the simulation model shown in chapter 6 of this thesis is described as – first the capacitor voltage is sensed which is compared with the reference voltage and the error signal is given to the PI controller for processing to obtain the maximum value \( (I_m) \) of the reference current which is multiplied with the unit vector template i.e. \( \sin \omega t \) to get the reference current \( I_m \sin \omega t \) for phase a. This signal is now delayed by 120° for getting the reference current for phase b, which is further delayed by 120° to get the reference current for the phase c. these reference currents are now compared with the actual source currents and the error is processed in the hysteresis controller to generate the firing pulses for the switches of the inverter. And the switches are turned on and off in such a way that if the reference current is more than the actual source current then the lower switch is turned on and the upper switch is turned off and if the reference current is less than the actual source current then the upper switch of the same leg is turned on and the lower switch is turned off. The output of the shunt active power filter is such that the source
current is purely sinusoidal and the harmonic current is drawn or supplied by the filter. This has been verified in the simulation results shown in the later chapter of this thesis.

2.8 Conclusion

The Static Synchronous Compensator (STATCOM)’s basic compensation principle of shunt active power filter, power flow, estimation of reference source current, control scheme, design of dc link capacitor, selection of reference capacitor voltage and selection of filter inductor is done for designed STATCOM. The Voltage Source Inverter (VSI) based The Static Synchronous Compensator (STATCOM) is used for eliminating current harmonics and compensating reactive power. This VSI draw or supply a compensating current from the utility such that it cancels current harmonics on the AC side. The control circuit generates the sine reference signal wave of desired magnitude and frequency is done with help of Hysteresis Controller. The model of the STATCOM is prepared in simulink and result validates the effectiveness of controller.