LIST OF TABLES

Table 3.1 Routing scheme of two stage network (8 x 8) 70
Table 3.2 Routing scheme of three stage network (8 x 8) 74
Table 3.3 Routing scheme of four stage network (8 x 8) 79
Table 3.4 Routing scheme of five stage switching network (8 x 8) 83
Table 4.1 Node address generation scheme in 2D structure 92
Table 4.2 Node address generation scheme in 3D network structures 95
Table 4.3 Comparison of various encryption algorithms on the basis of key size and block size 98
Table 4.4 Hash function table 104
Table 4.5 Frequency generation of touch keypad 108
Table 4.6 Binary coding scheme for each key 110
Table 5.1 UCF pin details in FPGA synthesis 119
Table 6.1 Pin description of RTL view of multistage NoC 131
Table 6.2 Design pins and their functional description for 3D (8 x 8 x 8) NoC 145
Table 6.3 Synthesis results as source options of multistage network 151
Table 6.4 Synthesis results as target options of multistage network 152
Table 6.5 Synthesis results as general options of multistage network 153
Table 6.6 Synthesis results HDL compilation report 154
Table 6.7 Device utilization in single stage switching 155
Table 6.8 Single stage timing parameters 156
Table 6.9 Device utilization in two stage switching 156
Table 6.10 Two stage timing parameters 156
Table 6.11 Device utilization in three stage switching 157
Table 6.12 Three stage timing parameters 157
Table 6.13 Device utilization in four stage switching 158
Table 6.14 Four stage timing parameters 158
Table 6.15 Device utilization in five stage switching 159
Table 6.16 Five stage timing parameters 159
Table 6.17 Calculations for switching elements, switching capacity and blocking probability of multistage network 162