LIST OF FIGURES

Figure 1.1: Period-1, Period-2, and chaotic waveforms in time domain and in state space, for a system of order ≥ 3

Figure 1.2: Discrete model of a continuous-time dynamical system for an autonomous and a nonautonomous system where the external input has period T

Figure 1.3: Bifurcation diagram for the logistic map $x_{n+1} = \mu x_n (1 - x_n)$

Figure 2.1: Power circuit of ideal DC-DC Boost converter

Figure 2.2: Power circuit of Non-ideal Boost Converter

Figure 2.3: Equivalent circuit of the boost converter for Mode-1 ($0 \leq t \leq T_{on}$) operation

Figure 2.4: Equivalent circuit of the boost converter for Mode-2 ($T_{on} \leq t \leq T$) operation

Figure 2.5: Block diagram of closed loop DC-DC boost converter

Figure 2.6: Closed loop control circuit of boost converter

Figure 2.7: Process reaction curve of DC-DC boost converter

Figure 2.8: Dynamic response of closed loop boost converter with D=0.5

Figure 2.9: MOSFET Gating Pulse of 100kHz switching frequency

Figure 2.10: Inductor Current ripple waveform

Figure 2.11: Capacitor voltage ripple waveform

Figure 2.12: Power Spectral Density for Inductor current waveform

Figure 2.13: Power Spectral Density for capacitor voltage waveform

Figure 2.14: Phase portrait corresponding to input voltage of 12 V

Figure 2.15: Phase portrait corresponding to input voltage of 14 V

Figure 2.16: Phase portrait corresponding to input voltage of 16 V

Figure 2.17: Phase portrait corresponding to input voltage of 20 V

Figure 2.18: Phase portrait corresponding to input voltage of 22 V
| Figure 3.1: | Comparison of narrow band and spread spectrum profiles | 40 |
| Figure 3.2: | Typical PWM function | 40 |
| Figure 3.3: | Spectral Structure of Standard PWM pulses | 42 |
| Figure 3.4: | Spectral Structure of Chaotic PWM pulses | 43 |
| Figure 3.5: | Basic Architecture of FPGA | 47 |
| Figure 3.6: | Block diagram for chaotic PWM pulse generation | 48 |
| Figure 3.7: | 12-bit Linear Feedback Shift Register | 49 |
| Figure 3.8: | Flowchart for RCFMFD method | 50 |
| Figure 3.9: | Hardware implementation of boost converter | 51 |
| Figure 3.10: | Hardware test setup for DC-DC boost converter | 52 |
| Figure 3.11: | Periodic PWM pulse generated using FPGA | 52 |
| Figure 3.12: | RCFMFD based PWM pulses | 53 |
| Figure 3.13: | Hardware periodic PWM and RCFMFD based PWM pulses | 53 |
| Figure 3.14: | Measured input and output voltage waveforms of boost converter with Periodic PWM and RCFMFD method | 54 |
| Figure 3.15: | Experimental output voltage FFT spectrum with periodic PWM and RCFMFD method | 55 |
| Figure 4.1: | (a) Equivalent circuit of CM noise with filter | 58 |
| | (b) Schematic of CM $\pi$ filter and CM noise source | 59 |
| Figure 4.2: | (a) Simulated FFT for output voltage spectrum without EMI Filter for periodic pulses | 62 |
| | (b) Simulated FFT for output voltage spectrum without EMI Filter for chaotic pulses | 62 |
| Figure 4.3: | (a) Simulated FFT for output voltage spectrum with EMI Filter for periodic pulses | 63 |
| | (b) Simulated FFT for output voltage spectrum with EMI Filter for chaotic pulses | 63 |
| Figure 4.4: | Hardware test setup for DC-DC boost converter with EMI filter | 64 |
Figure 4.5: Experimental FFT output voltage spectrum without EMI Filter for (a) periodic pulses (b) chaotic pulses

Figure 4.6: Experimental FFT output voltage spectrum with EMI Filter for (a) periodic pulses (b) chaotic pulse

Figure 5.1: Circuit diagram of soft switching DC-DC boost converter

Figure 5.2: Mode-1 equivalent circuit diagram

Figure 5.3: Mode-2 equivalent circuit diagram

Figure 5.4: Mode-3 equivalent circuit diagram

Figure 5.5: Mode-4 equivalent circuit diagram

Figure 5.6: Mode-5 equivalent circuit diagram

Figure 5.7: Mode-6 equivalent circuit diagram

Figure 5.8: Mode-7 equivalent circuit diagram

Figure 5.9: Simulated Zero Voltage Switching waveforms with duty ratio of 75%

Figure 5.10: Simulated (a) Output Voltage waveform (b) FFT for output voltage spectrum with soft switching for periodic pulses

Figure 5.11: Simulated (a) Output Voltage waveform (b) FFT for output voltage spectrum with soft switching for chaotic pulses

Figure 5.12: Soft switched DC-DC boost converter hardware setup

Figure 5.13: FFT of output voltage with soft switching for (a) Periodic pulses (b) Chaotic Pulses

Figure 6.1: Single diode model of Solar PV cell

Figure 6.2: Simulated (a) I-V characteristics (b) P-V characteristics for WE-10 photovoltaic module
Figure 6.3: MATLAB/Simulink diagram of solar PV fed closed loop DC-DC boost converter

Figure 6.4: Simulated (a) Output voltage waveform (b) Inductor current waveform (c) Phase portrait for Period 1 operation of boost converter with unoptimized parameters at $V_{in}=12V$

Figure 6.5: Simulated (a) Output voltage waveform (b) Inductor current waveform (c) Phase portrait for Period 2 operation of boost converter with unoptimized parameters at $V_{in}=16V$

Figure 6.6: Simulated (a) Output voltage waveform (b) Inductor current waveform (c) Phase portrait for Chaos operation of boost converter with unoptimized parameters at $V_{in} = 20V$

Figure 6.7: Flow chart for Enhanced BFA for optimal parameter identification

Figure 6.8: Convergence characteristics of BFA and EBFA methods

Figure 6.9: Simulated (a) Output voltage waveform (b) Inductor current waveform (c) Phase portrait for Period 1 operation of boost converter after optimization using BFA at $V_{in} = 12V$

Figure 6.10: Simulated (a) Output voltage waveform (b) Inductor current waveform (c) Phase portrait for Period 1 operation of boost converter after optimization using BFA at $V_{in} = 16V$

Figure 6.11: Simulated (a) Output voltage waveform (b) Inductor current waveform (c) Phase portrait for Period 4 operation of boost converter after optimization using BFA at $V_{in} = 20V$

Figure 6.12: Simulated (a) Output voltage waveform (b) Inductor current waveform (c) Phase portrait for Period 1 operation of boost converter after optimization using EBFA at $V_{in} = 12V$
Figure 6.13: Simulated (a) Output voltage waveform (b) Inductor current waveform (c) Phase portrait for Period 1 operation of boost converter after optimization using EBFA at Vin = 16 V

Figure 6.14: Simulated (a) Output voltage waveform (b) Inductor current waveform (c) Phase portrait for Period 2 operation of boost converter after optimization using EBFA at Vin = 20 V

Figure 6.15: Voltage Waveform of the boost converter showing chaos behavior

Figure 6.16: Bifurcation behavior of boost converter with input voltage (Vin) as bifurcation parameter for (a) unoptimized parameters (b) optimized parameters using BFA (c) optimized parameters using EBFA